



ΕΘΝΙΚΟ ΜΕΤΣΟΒΙΟ ΠΟΛΥΤΕΧΝΕΙΟ
ΣΧΟΛΗ ΗΛΕΚΤΡΟΛΟΓΩΝ ΜΗΧΑΝΙΚΩΝ ΚΑΙ ΜΗΧΑΝΙΚΩΝ ΥΠΟΛΟΓΙΣΤΩΝ
ΤΟΜΕΑΣ ΤΕΧΝΟΛΟΓΙΑΣ ΠΛΗΡΟΦΟΡΙΚΗΣ ΚΑΙ ΥΠΟΛΟΓΙΣΤΩΝ
ΕΡΓΑΣΤΗΡΙΟ ΜΙΚΡΟΪΠΟΛΟΓΙΣΤΩΝ ΚΑΙ ΨΗΦΙΑΚΩΝ ΣΥΣΤΗΜΑΤΩΝ

**Design and Evaluation of High-Order QAM
Circuits using Hybrid Approximate Techniques
and Arithmetic on FPGAs**

ΔΙΠΛΩΜΑΤΙΚΗ ΕΡΓΑΣΙΑ

ΤΟΥ

ΓΕΩΡΓΙΟΥ ΑΡΜΕΝΙΑΚΟΥ

Επιβλέπων: Δημήτριος Σούντρης
Καθηγητής Ε.Μ.Π.

ΕΡΓΑΣΤΗΡΙΟ ΜΙΚΡΟΪΠΟΛΟΓΙΣΤΩΝ ΚΑΙ ΨΗΦΙΑΚΩΝ ΣΥΣΤΗΜΑΤΩΝ
Αθήνα, Ιούλιος 2020



Εθνικό Μετσόβιο Πολυτεχνείο
Σχολή Ηλεκτρολόγων Μηχανικών και Μηχανικών Υπολογιστών
Τομέας Τεχνολογίας Πληροφορικής και Υπολογιστών
Εργαστήριο Μικροϋπολογιστών και Ψηφιακών Συστημάτων

Design and Evaluation of High-Order QAM Circuits using Hybrid Approximate Techniques and Arithmetic on FPGAs

ΔΙΠΛΩΜΑΤΙΚΗ ΕΡΓΑΣΙΑ

ΤΟΥ

ΓΕΩΡΓΙΟΥ ΑΡΜΕΝΙΑΚΟΥ

Επιβλέπων: Δημήτριος Σούντρης
Καθηγητής Ε.Μ.Π.

Εγκρίθηκε από την τριμελή εξεταστική επιτροπή την 21 Ιουλίου 2020.
(Υπογραφ) (Υπογραφ) (Υπογραφ)

.....
Δημήτριος Σούντρης
Καθηγητής Ε.Μ.Π.

.....
Παναγιώτης Τσανάκας
Καθηγητής Ε.Μ.Π.

.....
Αθανάσιος Δ. Παναγόπουλος
Αναπληρωτής Καθηγητής Ε.Μ.Π.

Αθήνα, Ιούλιος 2020

(Υπογραφ)

.....

ΑΡΜΕΝΙΑΚΟΣ ΓΕΩΡΓΙΟΣ

Διπλωματούχος Ηλεκτρολόγος Μηχανικός και Μηχανικός Υπολογιστών Ε.Μ.Π.

© 2020 – All rights reserved



Εθνικό Μετσόβιο Πολυτεχνείο
Σχολή Ηλεκτρολόγων Μηχανικών και Μηχανικών Υπολογιστών
Τομέας Τεχνολογίας Πληροφορικής και Υπολογιστών
Εργαστήριο Μικροϋπολογιστών και Ψηφιακών Συστημάτων

Copyright © {All rights reserved ARMENIAΚΟΣ ΓΕΩΡΓΙΟΣ, 2020.

Με επιφύλαξη παντός δικαιώματος.

Απαγορεύεται η αντιγραφή, αποθήκευση και διανομή της παρούσας εργασίας, εξ ολοκλήρου ή τμήματος αυτής, για εμπορικό σκοπό. Επιτρέπεται η ανατύπωση, αποθήκευση και διανομή για σκοπό μη κερδοσκοπικό, εκπαιδευτικής ή ερευνητικής φύσης, υπό την προϋπόθεση να αναφέρεται η πηγή προέλευσης και να διατηρείται το παρόν μήνυμα. Ερωτήματα που αφορούν τη χρήση της εργασίας για κερδοσκοπικό σκοπό πρέπει να απευθύνονται προς τον συγγραφέα.

Perthl hyh

Στον σημερινό ψηφιακό κόσμο, οι τηλεπικοινωνίες αποτελούν τα θεμέλια για τη σύνδεση και την κοινή χρήση πληροφοριών. Η υλοποίηση κρίσιμων λειτουργιών και καθηκόντων σε μια ψηφιακή τηλεπικοινωνιακή αλυσίδα επιβάλλει τις αυστηρές έννοιες της «υψηλής απόδοσης» και της «χαμηλής ισχύος». Προς αυτήν την κατεύθυνση, τα Field Programmable Gate Arrays (FPGAs) θεωρούνται ελκυστικές λύσεις, καθώς προσφέρουν εξαιρετική αναλογία απόδοσης/ισχύος μεταξύ των ενσωματωμένων συσκευών.

Σε αυτή τη διπλωματική, στοχεύουμε στη λειτουργία της αποδιαμόρφωσης, μια βασική διαδικασία στο σύστημα ψηφιακών επικοινωνιών. Πιο συγκεκριμένα, πραγματοποιούμε μια διεξοδική εξερεύνηση χώρου, λαμβάνοντας υπόψη την αριθμητική και τις προσεγγίσεις στους υπολογισμούς, για να σχεδιάσουμε κυκλώματα FPGA με χρήση γλώσσας περιγραφής υλικού (VHDL). Όσον αφορά την αριθμητική, θεωρούμε *fixed-point* και *floating-point* αριθμούς. Αναφορικά με τις προσεγγίσεις, εφαρμόζουμε περικοπή των bits, αντικαθιστούμε τον ακριβή πολλαπλασιασμό με πολλαπλασιαστές Radix και μοντελοποιούμε τον πολλαπλασιασμό κινητής υποδιαστολής με λιγότερες υπολογιστικές λειτουργίες. Για τους αλγόριθμους αποδιαμόρφωσης, εξετάστηκαν 3 Soft Decision και 1 Hard Decision. Η αξιολόγηση των αλγορίθμων πραγματοποιήθηκε στο MATLAB εξετάζοντας το Bit Error Rate (BER) και το LLR. Η υλοποίηση των αλγορίθμων στο FPGA είναι παραμετροποιημένη ως προς τη μεταβλητή M για M-ary QAM και στοχεύει σε πλήρεις παράλληλες αρχιτεκτονικές για την παροχή υψηλής απόδοσης. Σε σύγκριση με τις άλλες τεχνικές διαμόρφωσης, ο αλγόριθμος 64-QAM Approximate LLR προσφέρει τις καλύτερες αντισταθμίσεις όσον αφορά πόρους-BER. Για αυτόν τον αλγόριθμο, τα αποτελέσματα εφαρμογής του στο FPGA δείχνουν ότι ανάλογα την αριθμητική και την προσεγγιστική τεχνική, οι λογικοί πόροι μειώνονται έως και 15% με μια αμελητέα διαφορά στο BER. Για μεγαλύτερες διαμορφώσεις QAM, δηλαδή 256, οι λογικοί πόροι του σχεδιασμού μειώνονται έως και 59%, εξοικονομώντας σημαντικούς πόρους του FPGA για άλλα στοιχεία του τηλεπικοινωνιακού συστήματος. Η συχνότητα ρολογιού κυμαίνεται από 357 MHz έως 555 MHz. Τέλος, πραγματοποιείται μια ολοκληρωμένη σύγκριση μεταξύ των προσεγγιστικών τεχνικών και τις περιπτώσεις που ελέγχθηκαν.

Lèxeic KI eidi^

Ψηφιακή Αποδιαμόρφωση, Διαμόρφωση, Απόδοση, Σχεδιαστική Πολυπλοκότητα, Πόροι

Abstract

In today's digital world, telecommunication has become the foundation for communities to seamlessly connect and share information through digital processes. The implementation of critical functions and tasks of the digital telecommunication chain imposes the strict constraints of "high-performance" and "low-power". In this direction, the Field Programmable Gate Arrays (FPGAs) are considered attractive solutions, as they offer excellent performance/Watt ratio among the embedded devices.

In this thesis, we target the demodulation operation, i.e., a key process in the digital communication system. More specifically, we perform an in-depth design space exploration, considering arithmetic and approximations in the computations, to design FPGA circuits with hardware description language (VHDL). Regarding the arithmetic, we consider both fixed- and floating-point. In terms of approximations, we apply bit truncation, replace the costly accurate fixed-point multiplication with inexact radix multipliers, and model the floating-point multiplication with less computational-intensive operations. For the demodulation algorithms, we examine 3 Soft Decision and 1 Hard Decision. The evaluation of the algorithms is performed in MATLAB by examining their Bit Error Rate (BER) and LLR. The implementation of the algorithms on the FPGA is generic in variable M-ary QAM and targets full-parallel architectures to provide high-throughput. Compared to the other modulation techniques, the 64-QAM Approximate LLR algorithm delivers the best trade-offs in terms of BER-resources. For this algorithm, the FPGA implementation results show that depending on the arithmetic and the approximation scheme, we deliver logic resources reduction up to 15% with a negligible difference in BER i.e., almost the same results with the full-precision algorithm. For higher order QAM, i.e., 256, the design's logic resources reduce up to 59%, saving significant FPGA resources for other components of the telecommunication system. The clock frequency varies from 357 MHz to 555 MHz. Finally, a comprehensive comparison among all the approximation schemes and algorithms is performed.

Keywords

FPGA, VHDL, Error Tolerance, Log Likelihood Ratio, Decoding, Hardware Complexity, BER, Performance, Resources, SNR, Parallel Architecture, QAM Modulation

Ευχαριστήσεις

Αρχικά θα ήθελα να ευχαριστήσω θερμά τον επιβλέποντα καθηγητή μου κύριο Δημήτριο Σούντρη που μου έδωσε τη δυνατότητα και την ευκαιρία να εκπονήσω ένα θέμα διπλωματικής άκρως ενδιαφέρον για εμένα.

Επίσης θέλω να ευχαριστήσω θερμά τους υποψήφιους διδάκτορες Βασίλη Λέων που όποτε αντιμετώπιζα κάποιο πρόβλημα θα ήταν εκεί και θα με βοηθούσε άμεσα και αποτελεσματικά και τον Ιωάννη Στρατάχο που εκτός από την επίλυση αποριών μου προσέφερε πάντα και περαιτέρω πληροφορίες. Ακόμα ένα ευχαριστώ και στον Δόκτορα Γιώργο Λεντάρη για τις παρεμβάσεις του και τη συμβολή του σε σημαντικά σημεία του έργου.

Φυσικά, να ευχαριστήσω τον αδερφό μου και τους γονείς μου, καθώς και τους φίλους μου που χωρίς τη στήριξη όλων αυτών όλα αυτά τα χρόνια δεν θα βρισκόμουν σε αυτή τη θέση.

Contents

Perðil hyh	i
Abstract	iii
Euqaristðec	v
Contents	vii
List of Figures	ix
List of Tables	xiii
Ektetamènh Perðil hyh	xv
1 Introduction	1
1.1 Motivation and Thesis Objectives	2
1.2 Thesis Outline	3
2 Theoretical Background	5
2.1 Digital Communication	5
2.2 Digital Modulation Techniques	5
2.2.1 Amplitude Shift-Keying (ASK)	5
2.2.2 Frequency Shift-Keying (FSK)	6
2.2.3 Phase Shift-Keying (PSK)	6
2.2.4 Quadrature Amplitude Modulation (QAM)	7
2.3 Gray Code	8
2.4 Forward Error Correction (FEC)	9
2.5 Additive White Gaussian Noise (AWGN)	10
2.6 Log Likelihood Ratio	10
2.7 Soft Decision Algorithms	11
2.7.1 Exact LLR	11
2.7.2 Approximate LLR	12
2.7.3 Piecewise LLR	13

2.8	Hard Decision Algorithms	13
2.8.1	Hamming Distance	13
2.8.2	Maximum Likelihood Detection	15
3	Testing and Veri cation	17
3.1	Algorithm Comparison	17
3.1.1	Circuit Complexity	17
3.1.2	BER Performance	20
3.2	LLR Evaluation with Approximation Techniques	21
3.2.1	Bit Truncation on Fixed-Point Arithmetic	23
3.2.2	Approximate Radix Multiplication on Fixed-Point Arithmetic	25
3.2.3	Approximate RMAC Multiplication on Floating-Point Arithmetic	26
3.2.4	Approximate CFPU Multiplication on Floating-Point Arithmetic	28
4	FPGA Circuit Design	29
4.1	Introduction	29
4.2	Block Design	29
4.2.1	Block Diagram of Exact LLR	29
4.2.2	Block Diagram of Approximate LLR	30
4.2.3	Block Diagram of Piecewise LLR	32
4.3	VHDL Components	32
4.3.1	Exponential	33
4.3.2	Natural Algorithm	35
4.4	Pipeline Parallelization	36
4.5	Design Veri cation	36
5	Experimental Results	39
5.1	Hardware Comparison of all Algorithms	39
5.2	Hardware Results	41
5.2.1	Truncation Approximation	41
5.2.2	Radix Approximation	46
5.3	Approximation Techniques Comparison	47
5.4	Overall Comparisons in Approximate LLR	48
6	Conclusions and Future Work	51
	Bibliography	53

List of Figures

1	Amplitude shift-keying (ASK)	xv
2	Frequency shift-keying (FSK)	xvi
3	Phase shift-keying (PSK)	xvi
4	Παράδειγμα QAM διαμόρφωσης 16 καταστάσεων	xvi
5	Παράδειγμα ενός Hard Decision Decoder	xviii
6	Παράδειγμα 4 σημείων αστερισμού	xviii
7	Σχηματικό διάγραμμα για QAM αποδιαμόρφωση χρησιμοποιώντας Viterbi Decoder	xxi
8	Σύγκριση των 4 αλγορίθμων για 256-QAM	xxi
9	Σύγκριση των 4 αλγορίθμων για 64-QAM	xxii
10	Απόλυτη σχετική απόκλιση του LLR για 64-QAM Exact LLR	xxiii
11	Απόλυτη σχετική απόκλιση του LLR για 64-QAM Approx LLR	xxiii
12	Απόλυτη σχετική απόκλιση του LLR για 64-QAM Piecewise LLR	xxiv
13	Απόλυτη σχετική απόκλιση του LLR για 64-QAM και 256-QAM Exact Algorithm	xxiv
14	Απόλυτη σχετική απόκλιση του LLR για 64-QAM και 256-QAM Approx Algorithm	xxv
15	Σχηματικό διάγραμμα της υλοποίησης του Exact LLR	xxv
16	Σχηματικό διάγραμμα της υλοποίησης του Approx LLR	xxvi
17	Σχηματικό διάγραμμα της υλοποίησης του Piecewise LLR	xxvi
18	Σύγκριση των BER αποδόσεων μεταξύ των Approx T0, Approx T8, Piecewise T0 για 64-QAM	xxxii
19	Σύγκριση των BER αποδόσεων μεταξύ των Approx T2, Radix K6 και Full-Precision Approx.	xxxiii
20	RLR-LMRE tradeo για τους προσεγγιστικούς αλγορίθμους Approx LLR που εξετάστηκαν	xxxiv
1.1	Block diagram of a Digital Communication System	2
2.1	Original signal in a pulse sequence	6
2.2	Amplitude shift-keying (ASK)	6
2.3	Original signal in a pulse sequence	6

2.4	Frequency shift-keying (FSK)	6
2.5	Original signal in a pulse sequence	7
2.6	Phase shift-keying (PSK)	7
2.7	An example of 16-QAM constellation	7
2.8	Simplified block diagram of a QAM modulator	8
2.9	Example of 16-QAM gray encoding and natural numbering	9
2.10	64-QAM Constellation example with AWGN	10
2.11	Example of 4-QAM Constellation Map	11
2.12	Example of Hard Decision Decoding	14
3.1	Block diagram for QAM Demodulation with Viterbi Decoding	20
3.2	BER performance comparison of algorithms in 256-QAM	22
3.3	BER performance comparison of algorithms in 64-QAM	22
3.4	LLR Relative Error for 64-QAM Exact Algorithm and two values of EbNo .	23
3.5	LLR Relative Error for 64-QAM Approx Algorithm and two values of EbNo	24
3.6	LLR Relative Error for 64-QAM Piecewise Algorithm and two values of EbNo	24
3.7	i -bit partial product generator based on (a) accurate radix-4 encoding and the approximate (b) radix-64, (c) radix-256, and (d) radix-1024 encoding. a_i : i -bit of operand A , $i = a_i \text{ sign}$	25
3.8	LLR Relative Error for 64-QAM via Exact Algorithm	25
3.9	LLR Relative Error for 64-QAM via Approx Algorithm	26
3.10	LLR Relative Error for Exact LLR using RMAC approximation	27
3.11	LLR Relative Error for Approx LLR using RMAC approximation	27
3.12	LLR Relative Error for Exact LLR using CFPU approximation	28
3.13	LLR Relative Error for Approx LLR using CFPU approximation	28
4.1	Block diagram of M-QAM demodulation via Exact LLR	30
4.2	Block diagram of M-QAM demodulation via Approx LLR	30
4.3	Schematic diagram for Euclidean Distance component	31
4.4	Schematic diagram for finding the minimum value of an array	31
4.5	Block diagram of 2^N -QAM demodulation via Piecewise LLR	32
4.6	Block diagram of the 2nd degree polynomial in parallel and pipelined version	34
4.7	Typical workflow of feeding VHDL with Matlab inputs	37
4.8	LLR comparison between VHDL code and Matlab code for 64-QAM Approx LLR algorithm for 100 samples	37
4.9	Comparison of the polarities of LLR between the simulation and the imple- mentation for 64-QAM Approx LLR	38
5.1	BER performance comparison between Accurate Approx, Approx $T = 8$ and Piecewise $T = 0$ in 64-QAM	44
5.2	The utilization graph for the 64-QAM using DSPs as produced by the Vi- vado Implementation process	45

5.3	The FPGA device utilization as shown from the Vivado Implementation tool	45
5.4	BER performance for Approx LLR of Accurate, Truncated (T=8) and Radix technique for different FEC encoders.	46
5.5	BER comparison of Truncation (T=2) and Radix method (K=6) for Approx LLR.	48
5.6	RLR-LMRE tradeo of the examined approximated algorithms.	49

List of Tables

1	Αποτελέσματα για 64-QAM Exact LLR αποδιαμόρφωση με υλοποίηση Cordic και Polynomial συγκριτικά με τους ακριβείς αλγορίθμους του Matlab	xxviii
2	Αποτελέσματα για 64 και 256 QAM Approximate LLR αποδιαμόρφωση συγκριτικά με τους ακριβείς αλγορίθμους του Matlab	xxviii
3	Αποτελέσματα για 64 και 256 QAM Approximate LLR αποδιαμόρφωση συγκριτικά με τους ακριβείς αλγορίθμους του Matlab	xxviii
4	Αποτελέσματα για 64-QAM Exact LLR αποδιαμόρφωση με υλοποίηση Cordic συγκριτικά με τους ακριβείς αλγορίθμους του Matlab	xxix
5	Αποτελέσματα για 64-QAM Exact LLR αποδιαμόρφωση με υλοποίηση Polynomial συγκριτικά με τους ακριβείς αλγορίθμους του Matlab	xxix
6	Αποτελέσματα για 256-QAM Approx LLR αποδιαμόρφωση με χρήση Truncation συγκριτικά με τον ακριβή αλγόριθμο του Matlab	xxx
7	Αποτελέσματα για 64-QAM Approx LLR αποδιαμόρφωση με χρήση Truncation συγκριτικά με τον ακριβή αλγόριθμο του Matlab	xxx
8	Αποτελέσματα για 256-QAM Piecewise LLR αποδιαμόρφωση με χρήση Truncation συγκριτικά με τον ακριβή αλγόριθμο του Matlab	xxxi
9	Αποτελέσματα για 64-QAM Piecewise LLR αποδιαμόρφωση με χρήση Truncation συγκριτικά με τον ακριβή αλγόριθμο του Matlab	xxxi
10	Αποτελέσματα για 64-QAM Approx LLR αποδιαμόρφωση με χρήση Radix συγκριτικά με τον ακριβή αλγόριθμο του Matlab	xxxii
11	Αποτελέσματα για 64-QAM Approx LLR αποδιαμόρφωση στα 10db με 6 bits στο δεκαδικό μέρος. Τα LLR συγκρίνονται με τους αλγορίθμους του Matlab, ενώ τα LUTs με αυτούς για $T=0$	xxxiii
5.1	Evaluation of 64-QAM for Exact LLR with Cordic and Polynomial implementation for exponent and natural logarithm in comparison with full-precision algorithm.	40
5.2	Accuracy results and Resources Utilization of 64 and 256 QAM for Approximate LLR in comparison with full-precision algorithm.	40
5.3	Accuracy results and Resources Utilization of 64 and 256 QAM for Piecewise LLR in comparison with full-precision algorithm.	41

5.4	Accuracy results and Resources Utilization of 64 QAM for Exact LLR using CORDIC, in comparison with full-precision algorithm.	42
5.5	Accuracy results and Resources Utilization of 64 QAM Performance and Utilization for Exact LLR using POLYON, in comparison with full-precision algorithm.	42
5.6	Accuracy results and Resources Utilization of 256 QAM for Approximate LLR in comparison with full-precision algorithm.	43
5.7	Accuracy results and Resources Utilization of 64 QAM for Approximate LLR in comparison with full-precision algorithm.	43
5.8	Accuracy results and Resources Utilization of 256 QAM for Piecewise LLR in comparison with full-precision algorithm.	43
5.9	Accuracy results and Resources Utilization of 64 QAM for Piecewise LLR in comparison with full-precision algorithm.	44
5.10	Accuracy results and Resources Utilization of 64 QAM for Approx LLR using Radix Multipliers and $T = 0$, in comparison with full-precision algorithm.	46
5.11	Accuracy results and Resources Utilization of 64 QAM for Approx LLR at 10db with different number of fractional part (6 bits). LLR is compared to the Full-Precision and LUTS to the accurate algorithm ($T=0$).	47

Ektetamènē Perðl hyh


Eisagwg

Τα τελευταία χρόνια έχουν γίνει πολλές καινοτομίες και πρόοδοι στην ψηφιακή επικοινωνία και στα πολυμέσα. Σαν αποτέλεσμα, η ανάγκη για τηλεπικοινωνιακές εφαρμογές έχει αυξηθεί ραγδαία. Η ψηφιακή επικοινωνία έχει γίνει έτσι απαραίτητη για τη σημερινή κοινωνία, συνδέοντας τον κόσμο με ένα υψηλής ταχύτητας και αξιόπιστο δίκτυο.

Ένα οποιοδήποτε ψηφιακό σύστημα ξεκινάει με την περιγραφή του καναλιού, το οποίο περιλαμβάνει την λαμβανόμενη ισχύ (received power), το διαθέσιμο εύρος ζώνης (bandwidth), στατιστικά θορύβου και άλλα προβλήματα όπως το ξεθώριασμα καναλιού (fading channel). Ο ρυθμός δεδομένων και η ανοχή στα σφάλματα είναι συγκεκριμένες και απαραίτητες προϋποθέσεις για ένα ψηφιακό σύστημα. Σε αυτό, το σήμα που πρόκειται να μεταδοθεί πρώτα κωδικοποιείται. Η διαδικασία κωδικοποίησης της πληροφορίας σε μορφή κατάλληλη για μετάδοση ονομάζεται διαμόρφωση. Αυτή όσο και το είδος της καθορίζουν αρκετά πράγματα όπως την αντοχή στο θόρυβο και την παραμόρφωση του καναλιού, το εύρος ζώνης που απαιτείται για τη μετάδοση της πληροφορίας, την πολυπλοκότητα των συστημάτων εκπομπής και λήψης, και άλλα.


Eðdh Diamì rfwshc

Για την ψηφιακή διαμόρφωση υπάρχουν τα παρακάτω βασικά είδη:




Sq ma 1: Amplitude shift-keying (ASK)

- Στη μεταλλαγή μετατόπισης πλάτους (Amplitude Shift Keying) το πλάτος του φέροντος σήματος αλλάζει σε σχέση με τη πληροφορία και το υπόλοιπο παραμένει σταθερό.




Sq ma 2: Frequency shift-keying (FSK)

- Στη μεταλλαγή μετατόπισης πλάτους (Frequency Shift Keying) η συχνότητα αλλάζει σε σχέση με τη πληροφορία και το υπόλοιπο παραμένει σταθερό.



Sq ma 3: Phase shift-keying (PSK)

- Στη μεταλλαγή Μετατόπισης Φάσης (Phase Shift Keying) η φάση αλλάζει σε σχέση με τη πληροφορία και το υπόλοιπο παραμένει σταθερό.



Sq ma 4: Παράδειγμα QAM διαμόρφωσης 16 καταστάσεων

- Η διαμορφωση QAM στην οποία θα εστιάσουμε περισσότερο στην διπλωματική αυτή, χρησιμοποιεί τόσο το πλάτος όσο και τη φάση του φέροντος. Τα bits του ψηφιακού σήματος ομαδοποιούνται σε n σύμβολα δημιουργώντας 2^n συνδυασμούς για κάθε έναν από τους οποίους προβλέπεται ένα ζεύγος τιμών πλάτος-φάση. Στο σχήμα 4 φαίνονται οι 16 καταστάσεις σε μια διαμόρφωση των 16-QAM.

Prosjetikìc Leukìc Gkaousianìc Jìruboc (AWGN)

Ως θόρυβος ορίζεται κάποιο ανεπιθύμητο είδος ενέργειας ηλεκτρική ή ηλεκτρομαγνητική που τείνει να αναμειχθεί κατά τη λήψη και αναπαραγωγή του. Αυτό έχει ως αποτέλεσμα την αλλοίωση του σήματος. Υπάρχουν αρκετά είδη θορύβου, αλλά στην παρούσα φάση θα επικεντρωθούμε στον Προσθετικό Λευκό Γκαουσιανό Θόρυβο (AWGN). Ο προσθετικός λευκός Γκαουσιανός θόρυβος χρησιμοποιείται για την ανάλυση των διαμορφώσεων σε παγκόσμιο μοντέλο καναλιού. Ο συγκεκριμένος θόρυβος υπάρχει πάντα ανεξάρτητα αν υπάρχουν ή όχι εμπόδια από άλλα κανάλια όπως περιορισμός του εύρους ή εξασθένιση και για αυτό χρησιμοποιείται για αναλύσεις των αποδόσεων ενός συστήματος.

Kwdikopothsh Gray

Κατά την αποκωδικοποίηση ενός σήματος είναι πιθανό λόγω του θορύβου και της παραμόρφωσης που υφίσταται να ληφθεί λανθασμένο bit. Προκειμένου να ελαχιστοποιηθεί αυτός ο αριθμός λαθών χρησιμοποιείται η κωδικοποίηση Gray. Σύμφωνα με αυτήν και όπως φαίνεται και στο Σχήμα 4 όλα τα γειτονικά σύμβολα διαφέρουν μεταξύ τους κατά ένα bit. Έτσι, σε περίπτωση που ο δέκτης αποδιαμορφώσει λάθος το σύμβολο, θα δίνει μόνο ένα λάθος bit.


Teqnikèc Apokwdikopothshc

Μία πρόκληση στην διόρθωση λαθών που αναφέρθηκε είναι η αποκωδικοποίηση ενός συμβόλου που έχει παραμορφωθεί λόγω θορύβου. Τα δεδομένα πριν μεταδοθούν δέχονται μια κωδικοποίηση στην οποία προστίθενται bits στις κωδικολέξεις (codewords) που σχηματίζουν το μήνυμα. Στη συνέχεια το μήνυμα αυτό στέλνεται και αφού το λάβει ο δέκτης προσπαθεί να το αποκωδικοποιήσει για να πάρει το αρχικό μήνυμα που εστάλη. Για την κωδικοποίηση αυτή υπάρχουν δύο τεχνικές που ονομάζονται Hard Decision Decoding και Soft Decision Decoding.

Η πρώτη μέθοδος παίρνει ένα μπλοκ από bits από το κατώφλι του δέκτη και αποκωδικοποιεί κάθε bit θεωρώντας το ως σίγουρα 1 ή 0. Παίρνει τους ληφθέντες παλμούς και συγκρίνει τις τάσεις τους με τις τιμές κατωφλίου. Εάν μια τάση είναι μεγαλύτερη από την τιμή κατωφλίου, αποκωδικοποιείται ως 1 και αποκωδικοποιείται διαφορετικά ως 0.


Η δεύτερη μέθοδος (Soft Decision Decoding) είναι μια κατηγορία αλγορίθμων που λαμβάνει μια ροή δυαδικών ψηφίων και τα αποκωδικοποιεί λαμβάνοντας υπόψη μια σειρά πιθανών τιμών

που μπορεί να πάρει. Δρα σύμφωνα με την αξιοπιστία του κάθε παλμού που λαμβάνει για να σχηματίσει καλύτερες εκτιμήσεις των δεδομένων εισόδου.



Sq ma 5: Par^deigma eni c Hard Decision Decoder

Η συγκεκριμένη τεχνική χρησιμοποιεί μια μέθοδο που λέγεται Log Likelihood Ratio (LLR). Η μέθοδος αυτή λαμβάνει υπόψιν ένα σύνολο παραμέτρων και δυνατών αποτελεσμάτων και βγάζει την αντίστοιχη πιθανότητα για καθένα από αυτά τα αποτελέσματα.



Sq ma 6: Par^deigma 4 shmelwn asterismo0

Κάθε μία από τις μπλε κουκκίδες είναι τα τέσσερα σημεία αστερισμού. Όταν μεταδίδεται ένα σύμβολο, υπάρχει ένας θόρυβος στο κανάλι που μεταβάλλει το αρχικό σήμα. Η κόκκινη κουκκίδα, επομένως, είναι το μετατοπισμένο σύμβολο. Όπως φαίνεται στο Σχήμα 6, το λιγότερο σημαντικό ψηφίο είναι 0 πάνω από τον κάθετο άξονα και 1 κάτω από αυτόν. Αυτό σημαίνει ότι το λαμβανόμενο σύμβολο έχει περισσότερες πιθανότητες να είναι 0. Ομοίως το περισσότερο σημαντικό ψηφίο είναι 0 δεξιά από τον οριζόντιο άξονα και 1 αριστερά του. Αυτό σημαίνει ότι το λαμβανόμενο σύμβολο έχει περισσότερες πιθανότητες να είναι 0. Άρα το σύμβολο είναι πιο πιθανό να είναι το '00'.

Παρακάτω θα δούμε τον τρόπο υπολογισμού του LLR, καθώς και κάποιους αλγόριθμους που χρησιμοποιούν αυτή τη μέθοδο.

ΑΙ γι rij μοι Αποκωδικοποίησης

Οι αλγόριθμοι αποκωδικοποίησης που υλοποιήθηκαν και θα αναλυθούν παρακάτω είναι τρεις Soft Decision και ένας Hard Decision.

Exact LLR

Ο Exact LLR είναι η πιο κοντινή προσέγγιση για τον ακριβή υπολογισμό του LLR και αποτελεί τη βάση για όλους τους άλλους LLR αλγόριθμους. Λόγω των σύνθετων συναρτήσεων όμως που χρειάζεται για τον υπολογισμό του, καθιστούν πολύπλοκη την υλοποίηση με μεγάλη κατανάλωση ενέργειας. Ο τύπος για τον υπολογισμό του LLR για το bit b μιας κωδικολέξης είναι:

$$LLR(b) = \ln \left(\frac{P_{s_2s_0} \exp \left(-\frac{1}{2}((x - s_x)^2 + (y - s_y)^2) \right)}{P_{s_2s_1} \exp \left(-\frac{1}{2}((x - s_x)^2 + (y - s_y)^2) \right)} \right) \quad (0.1)$$

όπου 2 η διακύμανση ή μεταβλητότητα του θορύβου, s_0 και s_1 είναι τα σημεία αστερισμού που έχουν bit 0 και 1 αντίστοιχα και s_x και s_y είναι οι I και Q συντεταγμένες του λαμβανόμενου συμβόλου αντίστοιχα.

Approx LLR

Η τεχνική αυτή υπολογίζει το LLR βρίσκοντας τα δύο πιο κοντινά σημεία από τον χάρτη αστερισμού που έχουν το bit τους 0 και 1. Στη συνέχεια γίνεται μια αφαίρεση μεταξύ αυτών των δύο σημείων με το αποτέλεσμα να καθορίζει αν το bit είναι πιο πιθανό να είναι 1 ή 0. Ο συγκεκριμένος αλγόριθμος αποτελεί μια προσέγγιση του πρώτου, καθώς από τον αρχικό τύπο μέσω της προσέγγισης του λογάριθμου αθροίσματος εκθετικών [20], καταλήγει στην παρακάτω μαθηματική έκφραση:

$$LLR(b) = \frac{1}{2} (\min_{s_2s_0} ((x - s_x)^2 + (y - s_y)^2) - \min_{s_2s_1} ((x - s_x)^2 + (y - s_y)^2)) \quad (0.2)$$

Piecewise LLR

Ο αλγόριθμος Piecewise LLR είναι μια περαιτέρω προσέγγιση του προηγούμενου αλγορίθμου, αφού για κάθε bit προκύπτει μια ξεχωριστή γραμμική συνάρτηση σύμφωνα με το [19]. Οι γραμμικές αυτές συναρτήσεις μπορούν να εκφραστούν όπως παρακάτω:

$$D_{I;k} = \begin{cases} y_I[l] & k = 1 \\ jD_{I;k-1} + d_{I;k} & k > 1 \end{cases} \quad (0.3)$$

$$D_{Q;k} = \begin{cases} y_Q[l] & k = 1 \\ jD_{Q;k-1} + d_{Q;k} & k > 1 \end{cases} \quad (0.4)$$

όπου τα $d_{I;k}$ και $d_{Q;k}$ υποδεικνύουν τη μισή απόσταση μεταξύ των επιμέρους ορίων των $b_{I;k}$ και $b_{Q;k}$, και y το λαμβανόμενο σύμβολο.

Maximum Likelihood Detection

Ο τελευταίος αλγόριθμος αποτελεί Hard Decision, που σημαίνει ότι σε αντίθεση με τους προηγούμενους δεν υπολογίζει LLR. Αντιθέτως, χρησιμοποιώντας μια μη γραμμική μέθοδο ανίχνευσης συμβόλων εκτιμά τα bit κάθε κωδικολέξης. Σύμφωνα με το [22], το εκτιμώμενο σύμβολο της M-QAM διαμόρφωσης μπορεί να γραφτεί ως:

$$x = \prod_{n=1}^P \log_2 \frac{P}{M} c_n \quad (0.5)$$


όπου

$$c_n = \frac{Q}{\frac{3M}{M-1} 2} n \exp(jg(y \prod_{m=1}^n c_m)) \quad (0.6)$$

Η μέθοδος αυτή πετυχαίνει ακριβώς την ίδια απόδοση με το συμβατικό αλγόριθμο του Max Likelihood αλλά συγχρόνως και μια υλοποίηση με αρκετά μειωμένους πόρους.


Ανάλυση επημέρου Matlab

Προκειμένου να μελετηθεί η συνολική απόδοση των προηγούμενων αλγορίθμων χρειάζονταν να γίνει και μια μελέτη γύρω από το Bit Error Rate (BER). Για το σκοπό αυτό σχεδιάστηκε ένα σύστημα όπως φαίνεται στο Σχήμα 7, ώστε να παρατηρήσουμε τα λάθη που βγάζει κάθε αλγόριθμος δεδομένων συνθηκών και για ένα εύρος θορύβου.




Sq ma 7: Sqhmatikì di^gramma gia QAM apodiamì rfwsh qrhsimopoi ,ntac Viterbi Decoder

Στις προσομοιώσεις που έγιναν ο θόρυβος ήταν Προσθετικός Λευκός Γκαουσιανός Θόρυβος (AWGN) με διακύμανση $1 = \frac{10^{(Eb=No)=10}}{10 \log_2 M}$. Επίσης η κωδικοποίηση έγινε με generator polynomial (133,171) και constraint length 7. Τα αποτελέσματα των τεσσάρων προαναφερθέντων αλγορίθμων φαίνονται παρακάτω.



Sq ma 8: Sôgkrish tw n 4 al gorl̄j mwn gia 256-QAM



Σχήμα 9: Σύγκριση των 4 αλγορίθμων για 64-QAM

Όπως φαίνεται και από τα δύο σχήματα παραπάνω ο ακριβής υπολογισμός του LLR δίνει το μικρότερο αριθμό λαθών στα bits, όπως περιμέναμε. Ακολουθεί ο προσεγγιστικός τύπος και μετά η μέθοδος με τις γραμμικές συναρτήσεις. Τέλος, παρατηρούμε ότι ο αλγόριθμος Hard Decision δίνει τα περισσότερα λάθη και από τους τέσσερις. Αυτός είναι και ο λόγος που στη συνέχεια θα επικεντρωθούμε στους υπόλοιπους τρεις αλγορίθμους, σε αυτούς δηλαδή που υπολογίζουν το LLR προκειμένου να ανιχνεύσουν το αρχικό σύμβολο.


Προσεγγιστικές τεχνικές για τον υπολογισμό του LLR

Η ανάγκη για μείωση των πόρων που καταναλώνει ένα κύκλωμα είναι μεγάλη και σημαντική. Για τον λόγο αυτό, σε αυτό το σημείο εισάγουμε κάποιες προσεγγιστικές τεχνικές που θα βοηθήσουν στην απλοποίηση των κυκλωμάτων για τον υπολογισμό του LLR. Παρακάτω παρουσιάζονται οι προσεγγιστικές τεχνικές που εφαρμόστηκαν και υλοποιήθηκαν αργότερα και στο FPGA. Οι μετρήσεις αυτές πάρθηκαν από προσομοιώσεις στο Matlab.


Περικοπή των bits σε xed-point αριθμική

Η αριθμητική που χρησιμοποιούμε για τα αποτελέσματα αυτά είναι xed-point όπου οι αρχικές εισόδους αποτελούνται από 16 bits με 14 bits στο δεκαδικό μέρος. Η τεχνική αυτή λοιπόν αναφέρεται στο κόψιμο T ψηφίων, ώστε να μικρύνει η πολυπλοκότητα των ενδιάμεσων πράξεων. Παράλληλα, για να μην χαλάσει η ακρίβεια των αποτελεσμάτων, η περικοπή αυτή γίνεται

από τα λιγότερο σημαντικά bits. Παρακάτω, παρουσιάζεται η απόλυτη σχετική απόκλιση των τελικών LLR σε σχέση με το T συγκριτικά με τους ακριβείς αλγόριθμους (Full Precision) για διαφορετικές περιπτώσεις διαμόρφωσης, αλγόριθμου και θορύβου.




Σχήμα 10: Απόλυτη σχετική απόκλιση του LLR για 64-QAM Exact LLR



Σχήμα 11: Απόλυτη σχετική απόκλιση του LLR για 64-QAM Approx LLR


Όπως φαίνεται από τα Σχήματα 10,11,12 ο Exact LLR είναι αυτός που παρουσιάζει το μεγαλύτερο σχετικό σφάλμα. Αυτό οφείλεται λόγω των πολύπλοκων πράξεων που έχει (λογαρίθμοι και εκθετικά) και την δυσκολία αναπαράστασής τους σε αριθμητική fixed point. Οι υπόλοιποι δύο αλγόριθμοι παρουσιάζουν παρόμοιες διαφορές με τον Piecewise να είναι ελαφρώς καλύτερος.




Sq ma 12: Apiluth sgetik apikl ish tou LLR gia 64-QAM Piecewise LLR

Pol I aplasiast c Radix

H texnikh auth afora tnh antikatatasth twn pollaplasiashtwn tou ekastote kyklwmatos me pollaplasiashtes Radix [9]. H Radix kwdikopoihsh prosferi sxynh merikh meiwsh twn pwrwn pou xreiazetai ena kyklwma odhgwnntas se ezoiqnomhsh energias kai se meiwsh tsh kathusthrtshs. Stih sunexia fainetai h sygkrih twn full-precision algoritmw me autous pou xrhσιμοποιoun ton sygkekrimeno pollaplasiashth. Ta apotelesmata aforoun mono ton Exact kai Approx LLR, kathws o tritos den xrhσιμοποιei pollaplasiashtes.




Sq ma 13: Apiluth sgetik apikl ish tou LLR gia 64-QAM kai 256-QAM Exact Algorithm



Σχμα 14: Αριθμητική σύγκριση του LLR για 64-QAM και 256-QAM Approx Algorithm

Αρχιτεκτονική Αλγορίθμων

Στο σημείο αυτό, αφού έγινε η ανάλυση και σύγκριση των αλγορίθμων σε επίπεδο Matlab, θα επικεντρωθούμε στην υλοποίησή τους στη σχεδιαστική γλώσσα VHDL. Για το λόγο αυτό, οι αλγόριθμοι που επιλέχθηκαν να υλοποιηθούν ήταν οι τρεις soft decision (Exact LLR, Approx LLR, Piecewise LLR), καθώς έχουν καλύτερη απόδοση από τους Hard Decision. Παρακάτω περιγράφεται η αρχιτεκτονική του κάθε αλγορίθμου που υλοποιήθηκε.



Σχμα 15: Σχηματική διάγραμμα της υλοποίησης του Exact LLR

Η συγκεκριμένη μέθοδος υπολογίζει αρχικά τις αποστάσεις από το λαμβανόμενο σύμβολο και τα M σημεία αστερισμού και τα περνάει στο κομμάτι του εκθετικού το οποίο υπολογίζει

την εκθετική τιμή τους. Αφού κάνει ανακατανομή των M αποτελεσμάτων αυτών, υπολογίζει τους λογάριθμους των $\log_2 M$ αθροισμάτων όπως ορίζει ο αρχικός τύπος.

Sq ma 16: Sghmatikì di^gramma thc ul opothshc tou Approx LLR

Η αρχιτεκτονική αυτού του αλγόριθμου μοιάζει αρκετά με την προηγούμενη αφού είναι και μια κοντινή προσέγγιση του ακριβή τύπου. Η διαφορά είναι ότι εδώ παραλείπονται οι σύνθετες πράξεις των λογαριθμικών και εκθετικών και αντικαθίστανται από μια διαδικασία που βρίσκει τις ελάχιστες αποστάσεις όπως ορίζει ο τύπος του Approx LLR.

Sq ma 17: Sghmatikì di^gramma thc ul opothshc tou Piecewise LLR

H trðth mèjodoc tou Piecewise LLR apoteleðtai apì $N = \log_2 M$ proseggistikèc sunar-t seic. Oi misèc apì autèc qrh simopoiôn to fantastikì mèroc tou lambanìmenou sumbilou kai oi upilopec to pragmatikì. K'je grammik sun'rtshsh prok'optei ipwc perigr'fthke stic prohgo'omenec exis, seic.

Ulopoðhsh logarijmiko' kai ekjetiko'

'Opwc anafèrjhke prohgomènwc Exact LLR gia ton upologismì tou LLR gia k'poio bit qrei'zetai na k'nei ekjetiko'c kai logarijmiko'c upologismo'c. Up'rqoun arketoð tripoi na ulopoihjo'n oi majhmatikèc pr'xeic autèc se gl,ssa VHDL. Sthn diplwmatik aut epilèqthkan na gðnoun mèsw thc mejido'ORDIC kai tou algorðjmou Remez H pr,th teqnik afor' thn peristrof dian'omatoc b ma proc b ma me dedomèn h gwnða [13]. Basðzetai se upologismo'c pou qrh simopoiôn mìno kataqwrhtèc olðsjhshc kai prosjèseic kai iqi pollaplasiasmo'c pou pi'noun arketo'c pìrouc se èna k'oklwma. H de'oterh mèjodoc afor' thn e'resh miac kontin c orjologik c prosèggishc thc ek'stote sun'rtshshc (ekje-tiki logarijmiki) [18]. H prosèggish aut apoteleð polu, numo enic epijumhto' bajmo' kai prosfèrei mia aplo'sterh kai grhgoriterh ulopoðhsh me ant'llagma k'poia ap,leia sthn akrðbeia tw n apotelesm'twn.

Apì ta prohgo'mena prok'optei mia epitaktik an'gkh na do'ome kat' pìso ilec oi proseg-gistikèc teqnikèc pou anal'jhkan ephre'zoun ta telik' apotelèsmata tou k'je algirijmou. Kai me th seir' touc aut' kat' pìso metab'lloun ton arijmì laj,n pou aniqne'ontai se mia thlepikoinwniak alusðda.

Apotelèsmata apì thn sqedðash kai ulopoðhsh tw n algorðjmw n

Gia thn olokl rwsh thc exere'nhshc tw n algorðjmw n sundiastik' me tic proseggistikèc teqnikèc, eðnai anagkaðo na gðnei melèth kai sta apotelèsmata pou prok'optoun apì thn ulopoðhsh touc. Axðzei na anaferjeð iti h sqedðash ègine me th qr sh Vivado Design Suite 2019.2 kai h platfirma pou qrh simopoi jhke tan h Zynq UltraScale + MPSoC ZCU106. Exðsou shmantiki eðnai akìma to iti ta parak'tw apotelèsmata den aforo'n mìno th qr sh tw n FPGA all' kai kuklwm'twn ASIC. Gia autì to ligo gðnetai kai mia melèth qwrðc th qr sh DSPs, ste oi diaforèc tw n pirwn na eðnai pio xek'jarec.

Sto shmeðo autì orðzontai k'poiec metrikèc pou ja qrh simopoihjo'n. Eðnai to apiluto sqetiki sf'lma stic LLR timèc, ipwc orðsthke kai parap'nw, kai h antistrof thc polikith-t'c touc. H teleutaða paðzei shmantikì rìlo, kaj,c to prishmo tw n tim, n eðnai autì pou kajorðzei an ènðbit eðnai pio pijani na eðnai 1 0, afo' perasteð apì ton apokwdikopoiht anðqneushc laj,n.

Exact LLR

Πᾶνακας 1: Αποτελᾶσματα για 64-QAM Exact LLR ἀποδιὰμῖρῶσῃ με ὑλοποᾶδῃσῃ Cordic καὶ Polynomial sugkritikᾶ με touc akribedc algorᾶᾶmouc tou Matlab

	64-QAM			
	CORDIC		POLYON	
	10DB	15DB	10DB	15DB
LLR Reversal Polarity	0.15%	0.17%	0.029%	0.037%
LLR Relative Error	47.25%	79.42%	46.25%	77.94%

DSP	0%	0%
LUTS	53.12%	63.51%
FF	17.73%	37.78%

Edᾶ, blᾶpoume ἴτι ο Exact LLR parousiᾶzei terᾶstika diaforᾶ ἀπὶ thn akribᾶ full-precision morfᾶ tou. Autᾶ ofeᾶᾶletai stic polᾶplokec prᾶxeic twᾶ ekjetikᾶn kai logarijmi-kᾶn kai th duskolᾶᾶ touc na anaparastajoᾶn se xed-point arijmhtikᾶ.

Approx LLR

Πᾶνακας 2: Αποτελᾶσματα για 64 καὶ 256 QAM Approximate LLR ἀποδιὰμῖρῶσῃ sugkritikᾶ με touc akribedc algorᾶᾶmouc tou Matlab

	64-QAM		256-QAM	
	10DB	15DB	15DB	20DB
LLR Reversal Polarity	0.00075%	0.000083%	0.0019%	0.00013%
LLR Relative Error	0.14%	0.04%	0.09%	0.023%
BER Variation	$1:67 \cdot 10^{-6}$	0	$3:75 \cdot 10^{-6}$	$1:00 \cdot 10^{-6}$

DSP	0%	0%
LUTS	24.09%	97.28%
FF	4.69%	22%

Piecewise LLR

Πᾶνακας 3: Αποτελᾶσματα για 64 καὶ 256 QAM Approximate LLR ἀποδιὰμῖρῶσῃ sugkritikᾶ με touc akribedc algorᾶᾶmouc tou Matlab

	64-QAM		256-QAM	
	10DB	15DB	15DB	20DB
LLR Reversal Polarity	0.0013%	0.00025%	0.0036%	0.00025%
LLR Relative Error	0.04%	0.015%	0.073%	0.024%
BER Variation	$3:33 \cdot 10^{-6}$	$1:00 \cdot 10^{-6}$	$2:00 \cdot 10^{-5}$	0

DSP	0%	0%
LUTS	0.07%	0.14%
FF	0.05%	0.09%

Oi parap^hnw p^hna^hke^hc parousi^hzoun k^hpoie^hc diafor^he^hc sqetik^h me touc algirijmouc pou ulopoi jhkan se VHDL kai stouc akribe^hdc touMatlab. Ap^hi aut^h fa^hnetai e^hOkola iti o Exact LLR ap^he^hqei arket^h ap^hi thn akrib anapar^hstas tou. Fa^hnetai ep^hshc iti oi ^hloi d^hoo algirijmoi e^hnai arket^h kont^h me ticfull-precision morf^he^hc touc, to opo^hdo odhge^h se mikr diafor^h se ep^hped^hbit error rate ($\approx 10^{-6}$).

Apotel^hsmata algor^hdmwn me thn proseggistik teqnik Truncation (pe-rikop bits)

Exact LLR

P^hna^hkac 4: Apotel^hsmata gia 64-QAM Exact LLR apodiamirfwh me ulopo^hdhshCordic sugkritik^h me touc akribe^hdc algor^hdmouc touMatlab

	64-QAM					
	CORDIC					
	10DB			15DB		
	T=0	T=8	T=11	T=0	T=8	T=11
LLR Reversal Polarity	0.17%	0.50%	4.69%	0.15%	0.21%	5.60%
LLR Relative Error	47.25%	60.09%	197.10%	79.42%	80.20%	86.9%
DSP	0%	0%	0%			
LUTS	53.12%	40.21%	35.55%			
FF	17.73%	16.85%	16.24%			

P^hna^hkac 5: Apotel^hsmata gia 64-QAM Exact LLR apodiamirfwh me ulopo^hdhshPolynomial sugkritik^h me touc akribe^hdc algor^hdmouc touMatlab

	64-QAM					
	POLYON					
	10DB			15DB		
	T=0	T=8	T=11	T=0	T=8	T=11
LLR Reversal Polarity	0.029%	0.50%	4.73%	0.037%	0.052%	2.02%
LLR Relative Error	46.25%	60.00%	200.00%	77.94%	78.74%	99.7%
DSP	0%	0%	0%			
LUTS	63.51%	42.2%	27.3%			
FF	37.78%	3.68%	3.21%			

Stouc p^hna^hke^hc auto^hoc parathro^hme kai p^hli meg^hla sf^hlmata tiso sthn apiklish iso kai sthn diafor^h pros mou. Saf^h,c, up^hr^hqei meg^hlh me^hdwhsh tw^hn logik^h,n mplok iso aux^hnetai to T, all^h ta sf^hlmata pou proanaf^herjhkan param^henoun meg^hla kai k^hnoun ton Exact LLR enan algirijmo akat^hllhlo gia ulopo^hdhsh se ena thlepoikinwniak^hi s^hsthma.

Approx LLR

PĐnakac 6: Apotelėsmata gia 256-QAM Approx LLR apodiamirfwsħ me qr sh Truncation sugkritik^ me ton akrib algirijmo tou Matlab

	256-QAM					
	15DB			20DB		
	T=0	T=8	T=11	T=0	T=8	T=11
LLR Reversal Polarity	0.0019%	0.76%	8.9%	0.00013%	0.075%	7.35%
LLR Relative Error	0.09%	0.45%	219%	0.023%	8.6%	74.99%
BER Variation	3:75 10^{-6}	3:63 10^{-5}	0.0045	1:00 10^{-6}	5:00 10^{-6}	3:21 10^{-4}
DSP	0%	0%	0%			
LUTS	97.28%	38.64%	21.2%			
FF	22%	11.5%	7.85%			

PĐnakac 7: Apotelėsmata gia 64-QAM Approx LLR apodiamirfwsħ me qr sh Truncation sugkritik^ me ton akrib algirijmo tou Matlab

	64-QAM					
	10DB			15DB		
	T=0	T=8	T=11	T=0	T=8	T=11
LLR Reversal Polarity	0.00075%	0.48%	4.64%	0.000083%	0.044%	1.94%
LLR Relative Error	0.14%	15.28%	142.94%	0.04%	5.31%	44.63%
BER Variation	1:67 10^{-6}	1:30 10^{-5}	0.0013	0	3:33 10^{-7}	1:52 10^{-5}
DSP	0%	0%	0%			
LUTS	24.09%	8.79%	4.48%			
FF	4.69%	2.32%	2.02%			

Stouc pĐnakec autoŌc blėpoume polŌ mikrĳtera noŌmera apĳ Exact LLR . Mėqri kai gia T = 8 ta sfĳmata eĐnai anekt^ kai ĳson afor^ touc sqedĳstikoŌc pĳrouc parathroŌme ĳti ĳqoume mia ter^stia meĐwsh apĳ 97:28% se 38:64% sto 256-QAM, enĳ, apĳ 24:09% se 8:79% sto 64-QAM.

Piecewise LLR

PĐnakac 8: Apotelėsmata gia 256-QAM Piecewise LLR apodiamřfwsh me qr sh Truncation sugkritikˆ me ton akrib algřrijmo tou Matlab

	256-QAM					
	15DB			20DB		
	T=0	T=8	T=11	T=0	T=8	T=11
LLR Reversal Polarity	0,0036%	1,65%	12,99%	0,00025%	0,35%	12,19%
LLR Relative Error	0,073%	38,75%	185,22%	0,024%	11,92%	71,36%
Bit Error Variation	2,00E-05	4,38E-05	0,071	0	1,25E-06	0,039
DSP	0%	0%	0%			
LUTS	0,14%	0,05%	0,03%			
FF	0,09%	0,05%	0,03%			

PĐnakac 9: Apotelėsmata gia 64-QAM Piecewise LLR apodiamřfwsh me qr sh Truncation sugkritikˆ me ton akrib algřrijmo tou Matlab

	64-QAM					
	10DB			15DB		
	T=0	T=8	T=11	T=0	T=8	T=11
LLR Reversal Polarity	0,00125%	0,71%	6,39%	0,00025%	0,072%	6,21%
LLR Relative Error	0,04%	13,14%	93,54%	0,015%	5,64%	39,37%
Bit Error Variation	3,33E-06	1,00E-04	0,0045	1,00E-06	1,83E-06	1,07E-04
DSP	0%	0%	0%			
LUTS	0,07%	0,03%	0,02%			
FF	0,05%	0,03%	0,02%			

Apı autoÓc touc pĐnakec mporoÓme na sumperˆnoume itı h mētrudication apodĐdei qeiritera apı itı ston Approx LLR, kaj,c ta sqetikˆ sfˆlmata eĐnai megalÓtera. Epiplēon, parathroÓme mikriterh meĐwsh sta logikˆ mplok, allˆ oi sqediastikoĐ pıroi pou apaitoÓntai paramēnoun elˆqıstoi. 'Etsi, endiafēron parousiˆzei na doÓme kai p,c ermhnēuontai autēc oi diaforēc kai autˆ ta sfˆlmata se epĐpedoBER.

Gia ilouc tou ligouc pou anafērhkan mēqri t,ra o algrijmoc pou epilēqthke kai protim jhke gia to sÓsthmˆ mac kai peraitērw efarmog tou pollaplasiast Radix tan o Approx LLR. H mējodoc aut parilo pou apaitēd perissiterouc pırouc mporeĐ na deqteĐ kai peraitērw mei,seic se antĐjesh me to Piecewise LLR kai apotelēi thn pio akrib prossēgish tou upologismoÓ tou LLR. Epomēnwc diajētei kai kalÓterh apıdosh seBER ipwc faĐnetai kai sto Sq ma 18.

Sq ma 18: SÔgrish twn BER apodisewn metaxÔ twa Approx T0, Approx T8, Piecewise T0 gia 64-QAM

Apotelèsmata tou Approx LLR me thn prosegistik teqnik Radix PÐnakac 10: Apotelèsmata gia 64-QAM Approx LLR apodiamìrfwsh me qr sh Radix sugkritik me ton akrib algirijmo tou Matlab

	64-QAM			
	10DB		15DB	
	T=0	K=10	T=0	K=10
LLR Reversal Polarity	0.00075%	0.0058%	0.000083%	0.0013%
LLR Relative Error	0.14%	2.92%	0.04%	2.56%
DSP	0%	0%		
LUTS	24.09%	16.37%		
FF	4.69%	11.66%		
LUTRAM	0%	1.13%		

Me thn teqnik Radix parathreÐtai kai ed, mia axioshmeÐwth meÐwsh stouc pìrouc pou grei zetai gia na ulopoiheÐ o Approx LLR me el qisth aÔxhsh twn LLR tim,n. 'Opwc anafèrjhke kai sta prohgoÔmena eÐnai exÐsou shmantiki na metafr souse thn (apiluth) sgetik aÔxhsh aut se epÐped bit error rate. Epeid ìmwc me thn arqik mac upijesh twn 14 bits sto dekadiki mèroc h akrÐbeia twn pr xewn paramènei meg lh, dokim sthkan eÐsodoi

me 6bits dekadik. 'Etsi, ja prokōyei èna pio oloklhrwmèno sumpèrasma gia to poi^ pro-seggistik teqnik eðnai kalōterh kai upo poièc sunj kec. Ta apotelèsmata pou proèkuyan tiso gia tic LLR timèc iso kai gia thn apìdosh se BER parousi^zontai parak^tw.

Pðnakac 11: Apotelèsmata gia 64-QAM Approx LLR apodiamirfws sta 10db me 6bits sto dekadiki mèroc. TaLLR sugkrðnontai me touc algorðjmouc toMatlab, en, ta LUTs me autoÔc gia T=0.

64-QAM			
	K=6	T=1	T=2
LLR Reversal Polarity	0.58%	1.18%	1.78%
LLR Relative Error	20.91%	11.23%	54.2%
Relative LUTS-gain	15.36%	9.01%	20.83%

Sq ma 19: SÔgkrish tw n BER apodisewn metaxÔ tw n Approx T2, Radix K6 kai Full-Precision Approx.

Sq ma 20: RLR-LMRE tradeo gia touc proseggestikoÔc algorðjmouc Approx LLR pou exe-
t^sthkan

'Eqontac wc eÐsodæed-point arijmoÔc me 6 bits sto dekadikì mèroc, faÐnetai pr^gmati
iti h teqnik me touc pollaplastastèc Radix apodÐdei kalÔtera bit error rate . Epomènwc,
gia na exetastoÔn se auti to shmeÐo ta pleonekt mata thc antikat^stasc tw n akrib, n al-
gorðjmwn apì touc proseggestikoÔc touc, eis^gontai dÔo metrikèc. HLR Mean Relative
Error (LMRL) kai h Relative LUTs Reduction (RLR) . H pr, th afor^ to mèso sqetikì
sf^lma tw n tim, n tou LLR ipwc orÐsthke kai sta prohgoÔmena kai h deÔterh th sqetik me-
Ðwsh stouc katana, simouc pirouc. To Sq ma 20 parousi^zei tic diaforetikèc teqnikèc pou
efarmìsthkan upì diaforetikì arijmì bit sthn eÐsodo. 'Etsi, lamb^nantac upiyin k^poiec
paramètroc mporeÐ kaneÐc na ex^gei th bèltisth IÔsh apì thn ^poyh oikonomik sqedÐash
- qamhlì sf^lma.

Chapter 1

Introduction

In the past decade there have been numerous innovations and advances in communication and multimedia. As a result, the need for digital communication for numerous applications has grown rapidly. Applications for digital communication include television, telephone, digital cinema, radio, military, and internet access [21]. The transition to a digital information infrastructure provides the opportunity to remove many limitations of analog communication systems caused by the need for tight coupling between the acquisition, transmission, and display components [11].

The block diagram of a typical digital communication system is illustrated in Figure 1.1. The purpose of channel encoding and decoding is to minimize the possibility of erroneous transmission. The error correction code used, as well as the encoding and decoding processes, define to a large extent the system efficiency. A digital communication system should be capable of transmitting the information from the source to the destination with no errors. The channel introduces noise to the transmitted information, thus resulting in reduced system reliability. In order to improve the reliability of the system and to protect it from the channel noise, channel encoder adds some redundant information, i.e., the so-called parity bits, to the transmitted data (information bits). The channel decoder undertakes to remove this redundant information and to convert the received sequence into binary, using a decoding algorithm. This process is called channel decoding.

FPGAs (Field Programmable Gate Arrays) are reconfigurable platforms that provide excellent performance/Watt ratio for the implementation computational intensive algorithms, e.g., from the field of Digital Signal Processing (DSP). During the last decade, the FPGA devices have progressed both in terms of resources and performance. The adoption of ultra-thin chip geometries, down to 14nm, and higher levels of integration, as well as the use of faster communication links and specialized cores, derive FPGAs that are easily customizable for DSP, data processing, and system connectivity applications [1]. Worthy competitors of FPGAs remain the ASIC (Application-Specific Integrated Circuit) and microprocessors.

Figure 1.1: Block diagram of a Digital Communication System

Approximate Computing (AC) [14] is an alternative design approach that exploits the inherent error tolerance of algorithms and applications from domains such as machine learning (ML), DSP, numerical analysis, etc, and relaxes the accuracy in the calculations to provide significant gains in power and/or energy consumption, area, latency, etc. It can be applied at different layers of the design abstractions, i.e., starting from the application level and moving to the hardware and VLSI level [3].

1.1 Motivation and Thesis Objectives

This dissertation contributes to the areas of digital telecommunications and integrated systems design, focusing on the development of error correction systems. Specifically, extensive research has been conducted on decoding algorithms with approximation techniques.

More explicitly, the current thesis aims at:

- ^ Studying and understanding various algorithms used in digital demodulation.
- ^ Testing and verifying the algorithms, as well as examining their accuracy, through MATLAB simulations.
- ^ Applying approximation techniques in the computational intensive tasks of the algorithms.
- ^ Comparing the approximate versions of the algorithms with their accurate counterparts, by performing a theoretical study of their circuit complexity.

- ^ Efficient implementation and parallelization of the algorithms on FPGA to exploit its full potential and achieve maximum throughput.
- ^ Analyzing the experimental results and drawing conclusions about the novel implementations.

1.2 Thesis Outline

In chapter 2 some theoretical mandatory background will be given in order to better understand the broader meaning of digital communication. More specifically, some modulation/demodulation schemes will be analyzed and components of a telecommunications chain will be explained.

In chapter 3 approximation techniques will be introduced. After we verify the proper operation of our algorithms, these techniques will be added and we will observe the loss of accuracy each technique causes. The results will be carried out from Matlab simulations and will be compared to the theoretical ones (full-precision algorithms).

Following, in chapter 4 we will present the architecture of every algorithm and their approximate form implemented on an FPGA platform. The whole pipeline will be presented in detail in its parallel form.

Finally, in chapter 5 the experimental results will be displayed and some comparisons between approximate techniques will be made. The VHDL results will be compared to the Matlab ones and the trade-offs between utilization of resources and algorithm precision (BER achieved) will be presented.

Chapter 6 shows some conclusion drawn from the previous results, as well as some suggestions for future work.

Chapter 2

Theoretical Background

2.1 Digital Communication

Digital communication is the backbone for today's society, as the percentages of how many people use digital communication are extremely high, and that's why the digital world is growing bigger more powerful.

The design of a digital communication system starts with describing the channel which includes received power, available bandwidth, channel noise and other impairments such as fading. The data rate and the error performance are basic requirements of a digital communication system. The last introduces a level of error during transmission from the source to a receiver because of the noise in the physical channel. As a result of this introduction of error, many communication systems are coded in order to limit the number of errors that appear when decoding a noisy communication signal.

2.2 Digital Modulation Techniques

There are three basic ways in order to convert an analog waveform into a group of digital bits, by modifying the amplitude, the phase or frequency. Some modern techniques combine two or more variations to improve spectral efficiency. Most known techniques are briefly presented below.

2.2.1 Amplitude Shift-Keying (ASK)

Amplitude shift-keying is a form of amplitude modulation that represents digital data as variations in the amplitude of a carrier wave. In M-ary ASK each group of $\log_2 M$ bits generates a symbol. The binary signal when ASK modulated, gives a zero value for low input while it gives the carrier output for high input.

Figure 2.1: Original signal in a pulse sequence

Figure 2.2: Amplitude shift-keying (ASK)

2.2.2 Frequency Shift-Keying (FSK)

Frequency-shift keying is a frequency modulation scheme in which digital information is transmitted through discrete frequency changes of a carrier signal. The output of a FSK modulated wave is high in frequency for a binary high input and is low in frequency for a binary low input.

Figure 2.3: Original signal in a pulse sequence

Figure 2.4: Frequency shift-keying (FSK)

2.2.3 Phase Shift-Keying (PSK)

Phase shift-keying is the digital modulation technique in which the phase of the carrier signal is changed by varying the sine and cosine inputs at a particular time. At the receiver, distinguishing between the two segments of sinoids is easier if their phases differ by as much as possible.

Figure 2.5: Original signal in a pulse sequence

Figure 2.6: Phase shift-keying (PSK)

2.2.4 Quadrature Amplitude Modulation (QAM)

Quadrature Amplitude Modulation is a digital modulation technique in which the creation of symbols are some combination of amplitude and phase. In this way they can transmit more bits per symbol. For example, 16-QAM uses twelve carrier phases plus three amplitude levels to transmit 4 bits per symbol. Other popular variations are 64-QAM and 256-QAM, which they transmit 6 and 8 bits per symbol respectively.

Figure 2.7: An example of 16-QAM constellation

As indicated, two controlling signals, known as the in-phase (I) and quadrature (Q) components, are required to implement Quadrature Amplitude Modulation. The number of QAM states is 2^N , as determined by the number N of binary bits per symbol.

A QAM modulator

A QAM signal can be generated by independently amplitude-modulating two carriers in quadrature ($\cos t$ and $\sin t$), as shown in Figure 2.8 [2].

Figure 2.8: Simplified block diagram of a QAM modulator

Each time four bits are clocked serially into its buffer. The Serial to Parallel Converter outputs one quadbit in parallel at its four outputs.

2.3 Gray Code

Gray Code is a way ordering bit symbols such that two successive values differ in only one bit. It is used in order to minimize bit errors while demodulating a symbol, as the neighbor symbol of every value will be definitely off by one bit. For example, the representation of the decimal value "1" in binary would normally be "001" and "2" would be "010". In Gray Code, these values are represented as "001" and "011". That way, incrementing a value from 1 to 2 requires only one bit to change, instead of two. In Figure 2.9, an example of 16-QAM gray encoded vs natural numbering is shown.

Figure 2.9: Example of 16-QAM gray encoding and natural numbering

2.4 Forward Error Correction (FEC)

Forward error correction works by adding redundant bits to a bitstream to help the decoder detect and correct some transmission errors without the need for retransmission. Like most error correction systems, this looks like we are reducing the data throughput of the system as we are creating redundant bits that do not form part of the specific stream. However, adding error correction to a system allows us to take advantage of a reduction in the signal to noise ratio. In telecommunications this results in higher line speeds as we can send more bits down a cable, in effect increasing the bandwidth and data throughput. In summary, FEC allows some tolerance for data loss and corruption without having to provide a reverse tally connection to signal data validity, thus maintaining high data throughput and integrity.

The transmission data rate of a signal is equivalent to:

$$\text{Transmission Data Rate} = \text{Information rate} \quad (1 = \text{FEC rate})$$

FEC rate is typically in the range 1/2 to 7/8 so the transmission data rate is always significantly more than the information rate. The formula for the Symbol Rate is :

$$\text{SymbolRate} = \text{DataRate} = (m \cdot \text{FEC}) \quad (2.1)$$

where m is modulation factor (transmission rate bits per symbol) and FEC is forward error correction code rate (eg. 1/2, 2/3, 3/4, 5/6, 7/8).

Using smaller order FEC rates while keeping the same modulation has shown to have better performance than decreasing the modulation and increasing the FEC coding rate [15].

2.5 Additive White Gaussian Noise (AWGN)

All wireless receivers suffer from thermal noise. This noise is added to the received signal and makes detection of weak signals a difficult challenge. White refers to the idea that it has uniform power across the frequency band for the information system. It is an analogy to the color white which has uniform emissions at all frequencies in the visible spectrum. In simulations this noise is usually modeled as a Gaussian Random Process (thus called Gaussian).

Figure 2.10: 64-QAM Constellation example with AWGN

2.6 Log Likelihood Ratio

The LLR method is a decoding technique that is used in soft decision algorithms. It concerns the probability that a bit of a received symbol be 0 or 1, given a set of parameters and possible outcomes. This prediction is based on symbol's mapping to a constellation based on each modulation.

For a better understanding an example of 4-QAM constellation map is shown in the figure below. Each of the blue dots are the four constellation points. When a symbol is transmitted there is an amount of noise in the channel that alters the initial signal. Therefore, the red dot is the relocated received symbol.

Figure 2.11: Example of 4-QAM Constellation Map

The Least Significant Bit (LSB) has a bit value 0 for the symbols above the Q-axis and a bit value 1 below the Q-axis. That means that the LSB of a transmitted symbol is expected to be 1 above the Q-axis and 0 below it. So, the received symbol has a higher probability to have its second bit with a value of 0.

The Most Significant Bit (MSB) has a bit value 0 for the symbols right of the I-axis and a bit value 1 left of the I-axis. That means that the MSB of a transmitted symbol is expected to be 0 right of the Q-axis and 1 left of it. So, the received symbol has a higher probability to have its first bit with a value of 0. Therefore, there is a high probability that the initial transmitted symbol was "00".

2.7 Soft Decision Algorithms

This section is concerned with the performance of binary codes under maximum likelihood soft decision decoding. In general, soft decision has better performance than hard decision decoding and the fact that it is able to estimate the performance of codes makes it attractive.

2.7.1 Exact LLR

The exact LLR is an algorithm which computes the most accurate values of LLR. However, this high accuracy results in combination of complex hardware and large power consumption due to the complicated mathematical operations. In this algorithm, the LLR for a transmitted bit b is defined as:

$$L(b) = \ln \frac{\Pr(b=0|r=(x,y))}{\Pr(b=1|r=(x,y))} \quad (2.1)$$

where r is the received signal with coordinates (x, y) and $\Pr(b=j|r=(x,y))$ is the probability that the bit value of the transmitted bit b is j ($j = 0$ or 1) conditioned that x and y are received.

Assuming equal probability for all symbols, the LLR for an AWGN channel can be expressed as:

$$LLR(b) = \ln \left(\frac{\sum_{s \in S_0} \exp\left(-\frac{1}{2\sigma^2}((x-s_x)^2 + (y-s_y)^2)\right)}{\sum_{s \in S_1} \exp\left(-\frac{1}{2\sigma^2}((x-s_x)^2 + (y-s_y)^2)\right)} \right) \quad (2.2)$$

where σ^2 is the noise variance of baseband signal, S_0 and S_1 are constellation points with bit 0 and 1 respectively and s_x and s_y are In-Phase and Quadrature coordinate respectively.

2.7.2 Approximate LLR

The Approximate LLR is an algorithm that calculates LLR by using only the two closest constellation points with bit value j at the given bit position. The equation (2.2) is complicated due to the fact that there are terms in both numerator and denominator. Sub-optimal solution with simplified LLR can be obtained by log-sum-exponential approximation [20]: $\log \sum_i \exp(x_i) = \max_i(x_i)$.

$$LLR(b) = \frac{1}{2} \left(\min_{s \in S_0} ((x-s_x)^2 + (y-s_y)^2) - \min_{s \in S_1} ((x-s_x)^2 + (y-s_y)^2) \right) \quad (2.1)$$

The calculation of the LLR is determined by the LLR of each bit in the symbol. For a specific bit there is a list of points on the constellation where that particular bit has the value of one or zero. In order to calculate the LLR for each bit, the points where that bit has the value of one or zero are separated into two lists { a list of points where the bit value is zero and a list where the bit value is one. The probability of the bit value of the received point is determined by the difference between the minimum of the one list when subtracted from the minimum of the zero list. The result is a value indicating whether that bit is more likely to be a one or zero. The larger from the list of ones or zeros will dominate the other and indicate by the magnitude of the result the relative probability.

2.7.3 Piecewise LLR

The piecewise LLR is a further approximation of Approximate LLR as every function of a single bit can be represented as a linear function [19]. After this simplification the LLRs are expressed as below:

$$D_{I;k} = \begin{cases} y_I[i] & k = 1 \\ j D_{I;k-1} + d_{I;k} & k > 1 \end{cases} \quad (2.1)$$

$$D_{Q;k} = \begin{cases} y_Q[i] & k = 1 \\ j D_{Q;k-1} + d_{Q;k} & k > 1 \end{cases} \quad (2.2)$$

where $d_{I;k}$ and $d_{Q;k}$ denote half the distance between the partition boundaries relative to bit $b_{I;k}$ and $b_{Q;k}$, with $k > 1$ and $y[i]$ is the received equalized signal. For example, the approximate expressions for a 64-QAM are given by:

$$\begin{aligned} D_{I;1} &= y_I[i] \\ D_{I;2} &= j y_I[i] + 4 \\ D_{I;3} &= j y_I[i] - 4j + 2 \\ D_{Q;1} &= y_Q[i] \\ D_{Q;2} &= j y_Q[i] + 4 \\ D_{Q;3} &= j y_Q[i] - 4j + 2 \end{aligned}$$

2.8 Hard Decision Algorithms

Hard Decision decoders receive a stream or a block of bits and decide whether each received bit is one or zero by setting the threshold as shown in Figure 2.12. It compares samples' voltages to threshold values and if a voltage is greater than that value it is decoded as one, otherwise as zero. The decoding is done irrespective of how close the voltage is to the threshold.

2.8.1 Hamming Distance

A bounded distance decoder that uses Hamming Distance compares the received codeword with all the possible codewords. Hamming Distance is the number of bits that these codewords differ. A block of bits with the minimum hamming distance is picked.

All possible Codewords	Hard Decision Outputs	Hamming Distance
000	111	3
011	111	1
101	111	1
110	111	1

Assume the message bits are "10" and applied to parity encoder and we get "101" as the output codeword. The output codeword "101" is then transmitted through the channel. The channel attenuates the signal that is being transmitted and the receiver sees a distorted waveform (red color waveform). At each sampling instant in the receiver the hard decision decoder determines the state of the bit to be "0" if the voltage level falls below the threshold and "1" if the voltage level is above the threshold. Therefore, the output of the hard decision block is "111". Perhaps this "111" output is not a valid codeword, which implies that the message bits cannot be recovered properly. The decoder compares the output with all possible codewords and computes the minimum Hamming Distance for each case. In our case, as shown below, the min Hamming Distance is 1 and there are 3 codewords with this distance. So, the decoder picks randomly one of them. The probability of picking the correct codeword is $\frac{1}{3}$.

Figure 2.12: Example of Hard Decision Decoding

2.8.2 Maximum Likelihood Detection

The novel Maximum likelihood (ML) is a non-linear symbol detection method that has been used for optimal symbol detection in various engineering fields. This algorithm achieves exactly the same performance as the conventional ML detection with a reduced implementation of ML detection.

Based on [22] the estimated square M -ary QAM symbol x can be written in a closed form as a function of the received signal y as:

$$X = \sqrt{\frac{P}{M}} \sum_{n=1}^N C_n \quad (2.1)$$

where

$$C_n = \sqrt{\frac{3M}{M-1}} 2^{-n} e^{jg(y \sum_{m=1}^n C_m)} \quad (2.2)$$

Thus, the novel Maximum likelihood is adopted to have the estimated square QAM symbol given in a closed form as a function of the received signal and the estimated channel.

Chapter 3

Testing and Verification

3.1 Algorithm Comparison

In most digital systems, Exact LLR is considered the best decoding algorithm. However, it has some drawbacks. Composite computational operations, such as exponential and logarithmic, make its hardware complexity and power consumption high. In order to reduce these disadvantages, Approximate LLR was created. This algorithm, although its large design circuit, is much simpler than Exact LLR, since it does not have the complex operations of the first one. Its BER performance is quite close to Exact LLR, something that makes it a worthy soft decision decoder. The third algorithm, Piecewise LLR, tries to further reduce the complexity of the Approximate LLR, as it introduces piecewise linear functions that approximate the effect of nonlinearity in Approx LLR function. It is undoubtedly the least complicated algorithm. The one disadvantage of this method is that the definition of the piecewise linear functions is not done systematically but heuristically. In the following, the differences mentioned between the algorithms will be developed and presented, as well as some other metrics in which some methods lag behind and some exceed.

3.1.1 Circuit Complexity

The soft decision algorithms are compared considering the number of multipliers required for their implementation on an FPGA.

Exact LLR Algorithm

The Exact LLR algorithm is described by the equation below. For a M-QAM, equation involves three multipliers done for $M/2$ constellation points and three multipliers done for the rest $M/2$ constellation points. Therefore, there are a total of $3 \cdot M$ multipliers for one symbol.

$$\text{LLR}(b) = \log \left(\frac{P_{s_2 s_0} \exp \left(-\frac{1}{2} ((x - s_x)^2 + (y - s_y)^2) \right)}{P_{s_2 s_1} \exp \left(-\frac{1}{2} ((x - s_x)^2 + (y - s_y)^2) \right)} \right)$$

$$\hat{\text{Total Number of Multipliers}} = 3 \frac{M}{2} + 3 \frac{M}{2} = 3 M$$

Approximate LLR Algorithm

The Approximate LLR algorithm is described by the equation below. The equation involves two multiplications, as each real and imaginary component requires an individual multiplication calculation. Also, there is an additional multiplication included in the calculation for each bit in the symbol.

$$\text{LLR}(b) = \frac{1}{2} (\min_{s_2 s_0} ((x - s_x)^2 + (y - s_y)^2) - \min_{s_2 s_1} ((x - s_x)^2 + (y - s_y)^2))$$

$$\hat{\text{Total Number of Multipliers}} = 2 \frac{M}{2} + 2 \frac{M}{2} + \log_2 M = 2 M + \log_2 M$$

Piecewise LLR Algorithm

The piecewise LLR is described by $\log_2(M)$ linear functions. These expressions involve zero multiplications, as shown below in generalized formulae, where $d_{I;k}$ and $d_{Q;k}$ denote half the distance between the partition boundaries relative to bit $b_{I;k}$ and $b_{Q;k}$, with $k > 1$ and $y[i]$ is the received equalized signal.

$$D_{I;k} = \begin{cases} y_I[i] & k = 1 \\ j D_{I;k-1} + d_{I;k} & k > 1 \end{cases}$$

$$D_{Q;k} = \begin{cases} y_Q[i] & k = 1 \\ j D_{Q;k-1} + d_{Q;k} & k > 1 \end{cases}$$

Then, the LLR function can be computed as follows, where $H(i)$ is the channel frequency response (CFR) to the i th subcarrier

$$\text{LLR}(b_{I;k}) = |H(i)|^2 D_{I;k}$$

$$\text{LLR}(b_{Q;k}) = |H(i)|^2 D_{Q;k}$$

^ Total Number of Multipliers = 0

Maximum Likelihood Detection

The Maximum Likelihood Detection with the closed form solution described before is an algorithm that receives a code word and tries to decode it in the ideal code word. This estimated M -ary QAM symbol x can be written as:

$$X = \sum_{n=1}^{\log_2 \sqrt{M}} c_n \quad (3.1)$$

where

$$c_n = \frac{r}{M} 2^{n-1} e^{jg(y \sum_{m=1}^n c_m)} \quad (3.2)$$

Multiplying $e^{jg(y \sum_{m=1}^n c_m)}$ by 2^{n-1} for $n = 1; 2; \dots; \log_2 \sqrt{M}$ in (3.6) requires $2 \log_2 \sqrt{M}$ total multipliers.

$$\hat{\text{Total Number of Multipliers}} = 2 \log_2^p \overline{M}$$

The results of the complexity analysis showed the Piecewise Algorithm and Max Likelihood Detection use significantly less multiplications than the other two decoders. However, it is equally important to analyze their BER in order to investigate all performance metrics.

Total Number of Multipliers

	Exact	Approx	PieceWise	ML
64QAM	192	134	0	6
256QAM	768	520	0	8

3.1.2 BER Performance

One of the main goals of our design exploration was to find the algorithm with the best overall performance. For this purpose, the BER (Bit Error Rate) metric is employed to evaluate three soft decision and one hard decision algorithms for 64-QAM and 256-QAM.

We assume a transmitter producing random binary digits with a convolutional encoder having a code rate of $\frac{1}{2}$. The system employs a QAM modulation considering a normalized constellation diagram to keep the average symbol energy to unit. The modulated signal passes through an Additive White Gaussian Noise channel. Our QAM demodulator computes log-likelihood ratios (LLRs) which are processed by a Viterbi Decoder that is set up in unquantized mode. After the bit error calculation, the BER performance of our receiver is computed and displayed.

Figure 3.1: Block diagram for QAM Demodulation with Viterbi Decoding

The received symbol corresponding to the k th sample of the transmitted symbol, can be expressed as:

$$Y(k) = X(k)H(k) + W(k) \quad (3.1)$$

$H(k)$ is the channel frequency response at the k th subcarrier, $Y(k)$ is the received symbol, $X(k)$ is the transmitted symbol and $W(k)$ is the complex additive white Gaussian noise (AWGN) with variance σ_0^2 . After performing zero-forcing (ZF) frequency equalisation, one can obtain the following expression:

$$Z(k) = Y(k)/H(k) = X(k) + W(k)/H(k) = X(k) + V(k) \quad (3.2)$$

where $V(k)$ is the complex AWGN with variance $\sigma_0^2 = \sigma_0^2/H(k)^2$.

In BER simulations shown below, the channel coefficient h is modeled as a zero mean circularly symmetric complex Gaussian random variable with unit variance, as well as the noise with variance $\sigma_0^2 = 10^{-(E_b/N_0 - 10)} \log_2 M$. The employed convolutional encoder has the generator polynomial (133,171) and constraint length of 7.

3.2 LLR Evaluation with Approximation Techniques

Approximate computing techniques are employed in the design of efficient digital systems and circuits for applications that demonstrate inherent error resilience. At circuit-level, extensive research has been conducted in the design of inexact adders [7, 6, 16] and multipliers [9, 5, 4, 10, 8], i.e., the core components of DSP accelerators. Towards this direction, and in order to simplify the complexity of our circuits we applied approximation techniques, i.e., bit truncation in our data, approximate multipliers on fixed-point arithmetic, as well as approximate multipliers on floating-point arithmetic. Each technique was tested based on MATLAB simulations for each one of the 3 soft decision algorithms for specific SNR values and 64-,256-QAM.

Next, we evaluate the approximate versions of the examined algorithms by comparing their LLR outputs with the respective ones of the full-precise algorithms. The proposed error evaluation metric of the bar diagrams below is LLR Mean Relative Error (LMRE) :

$$LMRE = \frac{\sum_{i=1}^N \frac{|LLR(i)_{accur} - LLR(i)_{approx}|}{|LLR(i)_{accur}|}}{N} \cdot 100\% \quad (3.1)$$

Figure 3.2: BER performance comparison of algorithms in 256-QAM

Figure 3.3: BER performance comparison of algorithms in 64-QAM

The presented analysis regards fixed point arithmetic. So we consider our I and Q signals are fixed point signed numbers with a word length of 16 bits and fraction length 14 bits ([16 14]). Our inputs as mentioned are normalized to unit length and that is why 2 bits in integer part are sufficient. The metric for our bar diagrams below is LLR Relative Error and it is expressed as a percent. Its formula is:

3.2.1 Bit Truncation on Fixed-Point Arithmetic

The first approximation technique is the conventional Bit Truncation, which variably truncates the least significant bits (LSB) of the inputs to reduce the complexity of our computations. Our main goal is to achieve an acceptable trade-off in accuracy depending on the decoding algorithm and its accuracy limits. In the figures below, the LLR Relative Error (3.1) is presented for each soft decision algorithm.

Figure 3.4: LLR Relative Error for 64-QAM Exact Algorithm and two values of EbNo

Figure 3.5: LLR Relative Error for 64-QAM Approx Algorithm and two values of EbNo

Figure 3.6: LLR Relative Error for 64-QAM Piecewise Algorithm and two values of EbNo

The results show that the Exact Algorithm in contrast with the other two has a significant relative error in its LLR values. This happens because of its complex computational operations like exponential and logarithmic. These have been implemented with a Lookup Table (LUT) and thus, their outputs have a strictly specific range.

3.2.2 Approximate Radix Multiplication on Fixed-Point Arithmetic

This technique is an approximate hybrid high radix encoding for designing energy-error efficient inexact multipliers. High radix encodings offer partial products reduction, and as a result, their accumulation requires smaller trees, leading to energy, area, and/or delay savings [9].

In this technique, the most significant bits (MSBs) of the multiplicand B are encoded using the radix-4 encoding, whereas the k least significant bits (LSBs) are encoded using a radix- 2^k (with $k \geq 4$). After this generation of B^0 the approximate multiplication $A \cdot B^0$ is performed.

Figure 3.7: i -bit partial product generator based on (a) accurate radix-4 encoding and the approximate (b) radix-64, (c) radix-256, and (d) radix-1024 encoding. a_i : i -bit of operand A , $i = a_i$ sign.

Figure 3.8: LLR Relative Error for 64-QAM via Exact Algorithm

Figure 3.9: LLR Relative Error for 64-QAM via Approx Algorithm

The remarkable conclusions in Figures 3.8 and 3.9 are two. It is shown that the radix method has almost the same behaviour both in Exact and Approx as concerns the LLR accuracy. And last but not least, as the SNR increases, the loss in accuracy gets smaller. This means that in the range of high SNR this method becomes more efficient in a communication system. The 64-QAM was tested under 5db and 10db, while the 256-QAM under 10db and 20db respectively.

3.2.3 Approximate RMAC Multiplication on Floating-Point Arithmetic

RMAC is a Runtime Configurable Floating Point Multiplier for Approximate Computing. This approximate method multiplies two floating numbers and yields a high precision product. RMAC approximates the costly mantissa multiplication to a simple addition between the mantissa of input operands [5]. Despite the fact that this approximate multiplier it is worth mentioning for its energy efficiency and low execution time, our main metric here is again the mean error of LLR. So, some comparisons between this technique and the full precision algorithms are shown below.

Figure 3.10: LLR Relative Error for Exact LLR using RMAC approximation

In Figures 3.10, 3.11 we can see a higher LLR relative error from the Radix Multiplier regardless from noise variance and SNR. In addition the same conclusion applies here as well, as concerns the SNR increasement. As it goes higher the approximate multiplier has less relative error from the full precision values.

Figure 3.11: LLR Relative Error for Approx LLR using RMAC approximation

3.2.4 Approximate CFPU Multiplication on Floating-Point Arithmetic

CFPU is a Configurable Floating Point Multiplier for Energy-Efficient Computing. This technique works by replacing the most costly step of the operation with a lower energy alternative [4]. By this way, it significantly reduces energy and improves performance of multiplication at the expense of accuracy. The diagrams below analyze this loss of accuracy in LLR compared to the full precision algorithms.

Figure 3.12: LLR Relative Error for Exact LLR using CFPU approximation

Figure 3.13: LLR Relative Error for Approx LLR using CFPU approximation

From the figures above we can observe similar accuracy as RMAC approximation. However, based on [4], RMAC can achieve significantly higher hit rate and efficiency as compared to CFPU while providing the same level of computation quality.

Chapter 4

FPGA Circuit Design

4.1 Introduction

Until now, we have theoretically studied and analyzed how these decoding algorithms behave from MATLAB codes. In this chapter, we are going to focus on their characteristics and their implementation in VHDL language. The algorithms chosen to be designed and implemented at this point are the Soft Decision (Exact LLR, Approx LLR and Piecewise LLR), as in general they have better BER performance. The arithmetic of these circuits is fixed-point and thus, the approximate techniques that are applied to the algorithms are Bit Truncation and Radix Multiplication. The tool used for this purpose was Vivado Design Suite 2019.2 of Xilinx.

4.2 Block Design

As soft decision decoders have generally better performance than hard decision decoders, we have chosen to implement the Exact LLR, Approximate LLR and Piecewise LLR. These three algorithms base upon the LLR values and other soft bits that are applied afterwards to the Viterbi decoder. A design abstraction of the way they perform is given below.

4.2.1 Block Diagram of Exact LLR

In the schematic diagram 4.1 for the M-QAM demodulation there are M constellation points of the gray coded map which introduced to the Euclidean Distance component. The last computes the difference d_i of the received point and the expected constellation point. The next component produces the exponent of this result and then the M -distances are redistributed depending of the M-QAM mapping. In continuously, 2^{-N} ($N = \log_2 M$) sums, as described in (2.2), are produced. After their logarithmic calculation N LLR values are parallel arise.

Figure 4.1: Block diagram of M-QAM demodulation via Exact LLR

4.2.2 Block Diagram of Approximate LLR

Block Diagram of Approximate LLR looks quite similar to this of Exact. The main difference is the simplification at the complex operations like exponent and logarithmic. Instead of these, there is a component that finds the minimum value of some calculated distances. The rest functions remain as described at Exact's schematic.

Figure 4.2: Block diagram of M-QAM demodulation via Approx LLR

Figure 4.3: Schematic diagram for Euclidean Distance component

In Figure 4.3 the I/Q data are received and subtracted from the expected I/Q point. The result is squared and the results are added together. The outcome is the distance from the i th constellation point.

Figure 4.4: Schematic diagram for finding the minimum value of an array

For a M-QAM demodulation, Approx LLR tries to find the minimum value of the $M=2$ computed distances corresponding to bit 0 and the other $M=2$ corresponding to bit 1. Every Min-component consists of a fully pipelined tree. A comparison for every two inputs of the $M=2$ -array is done and after $\log_2 \frac{M}{2}$ steps the minimum value is arised and stored in a register.

4.2.3 Block Diagram of Piecewise LLR

The third implemented algorithm consists of N approximate functions. Half of them get as input the imaginary part of the received symbol and the rest of them the real part of it. These functions compute N values of LLR as described in equations (2.1-2.2) and produce them in parallel.

Figure 4.5: Block diagram of 2^N -QAM demodulation via Piecewise LLR

4.3 VHDL Components

This section concerns only the Exact LLR. This algorithm in order to calculate the exact value of LLR as expressed in (2.2), we had to implement exponential and natural logarithmic function. There are several solutions for doing that in VHDL. The first algorithm we chose for this implementation was hyperbolic CORDIC and in fully pipelined version. The second way is Remez algorithm which converts a function to a polynomial of best approximation [18]. A brief analysis of their architecture is given below.

4.3.1 Exponential

CORDIC

The hyperbolic CORDIC algorithm as originally proposed by Walther allows the computation of hyperbolic functions in an efficient fashion [13]. The original hyperbolic CORDIC algorithm states the following iterative equations:

$$\begin{aligned} X_{i+1} &= X_i + \sigma_i Y_i 2^{-i} \\ Y_{i+1} &= Y_i + \sigma_i X_i 2^{-i} \\ Z_{i+1} &= Z_i - \sigma_i \theta_i \end{aligned} \quad (4.1)$$

Where $\sigma_i = \tanh^{-1}(2^{-i})$ and i is the index of the iteration ($i = 1, 2, 3, \dots, N$). The value of σ_i is either +1 or -1 depending on the mode of operation:

$$\begin{aligned} \text{Rotation : } \sigma_i &= -1 \text{ if } z_i < 0; +1 \text{ otherwise} \\ \text{Vectoring : } \sigma_i &= -1 \text{ if } x_i y_i < 0; +1 \text{ otherwise} \end{aligned} \quad (4.2)$$

To obtain exp function we have to set some parameters according to [13], depending on the input/output bit width we want. In our circuit, we decided to use an input format of [24 20] (24 word length - 20 fractional length). The reason we chose this is to achieve a respectable LLR accuracy without making a huge-cost design.

The specific format means that from all the M distances multiplied by noise variance, only the ones greater or equal to -7 will be computed and added to the specific sum. This depends on the fractional length our output has (11 bits) and is predetermined from the format we choose for the implementation and the tradeoff between accuracy and utilization we want. Thus, for the rest of these distances the exp function is set to produce a zero output. By this way, keeping the higher values (> -7) results in a small loss of LLR accuracy, but in a low cost exponential design too.

Remez Algorithm

This kind of exponent implementation in VHDL concerns the Remez algorithm. The last can compute the best minimax rational approximation of the wanted degree for a real function on the interval $[a, b]$. As mentioned before, we kept again the inputs greater or equal to -7 . Given this fact, the input interval is $[-7, 0]$. Using the trial and error method we split this interval into $[-7, -5]$, $[-5, -2]$, $[-2, 0]$ for a smaller loss of accuracy. For each situation, a 2nd degree polynomial was produced via Maple and is expressed below:

$$\exp(x) \approx \begin{matrix} 0:068700 + (0:019282 + 0:0013733)x & \times 2^{-7} & [5; 7] \\ 0:39881 + (0:17214 + 0:018946)x & \times 2^{-5} & [2; 5] \\ 0:98347 + (0:82344 + 0:20382)x & \times 2^{-2} & [0; 2] \end{matrix} \quad (4.3)$$

where the maxerror for each expression respectively is:

1. maxerror = 0.00011679
2. maxerror = 0.0050554
3. maxerror = 0.016580

As the above equation is already an exponential approach, we had to represent these three coefficients as [30 29], in order to have a remarkable accuracy. The bit width of output remained the same as in CORDIC algorithm.

Figure 4.6: Block diagram of the 2nd degree polynomial in parallel and pipelined version

As shown in Figure 4.6 the specific polynomial was implemented in parallel so that the decoding algorithm demonstrates the maximum throughput. At every step a controller checks the value of x and determines the three coefficients.

4.3.2 Natural Algorithm

CORDIC

A fixed-point iterative architecture of the logarithm function based in the expanded hyperbolic CORDIC algorithm is analyzed at this section. Based on [12],

$$\ln(a) = 2 \tanh^{-1}\left(\frac{a-1}{a+1}\right) \quad (4.1)$$

The function $\ln(a)$ is obtained by multiplying by 2 the natural result, provided that $Z_0 = 0$, $X_0 = a+1$ and $Y_0 = a-1$ from the equation 4.1.

The fixed-point fractional representation means that there is a strict range in which values are accurate. This implies that the natural logarithmic function has a minimum value can compute. As the input of \ln component is strictly positive and has 10 fractional bits, this minimum value is 2^{-10} . Thus, the interval referred before is $[2^{-10}, 1]$. The output interval, now, is meant to be $[\ln(2^{-10}), 0]$. As $\ln(2^{-10})$ needs 4 integer bits, we picked the output format of [16 12].

Remez Algorithm

As before, the polynomial function of $\ln(x)$ has domain $[0.0009765625, 1]$. Again, for a higher accuracy we split this interval into these three ones: $[0.0009765625, 0.1)$, $[0.1, 0.2)$, $[0.2, 1]$. The 2nd degree polynomials for each of these situations are expressed below:

$$\ln(x) \approx \begin{cases} 6:40627 + (124773 - 901:976x)x & \times 2^{-10} [0:0009765625:0:1) \\ 3:03882 + (8:55215 - 7:88225x)x & \times 2^{-10} [0:1; 0:2) \\ 1:5303 + (1:9361 - 0:41872x)x & \times 2^{-10} [0:2; 1] \end{cases} \quad (4.2)$$

where the maxerror for each expression respectively is:

1. maxerror = 0.646413
2. maxerror = 0.0407974
3. maxerror = 0.026485

In order to represent each coefficient as a fixed point number with less possible loss of accuracy we set a format of [30 19]. The schematic diagram is the same as in Figure 4.6, but with different coefficients and controller which determines their values.

4.4 Pipeline Parallelization

In digital telecommunication systems, decoding algorithms require very high operating frequencies. In order to compensate the effect of oversampling in feedforward architectures, parallelization and pipelining methods are applied for implementation of these three algorithms. By utilizing these optimizations, clock frequency of each subsystem is increased in a remarkable number of MHz.

After the successful connection between the modules, the whole system is synchronous and fully pipelined, as stated. This means that after the data has passed through the pipeline we get 1 output at every clock cycle. The latencies that every module has, are described by the following table.

Hardware Module	Latency Cycles	
	64-QAM	256-QAM
Exact - CORDIC	43	45
Exact - Polynomial	14	16
Approx LLR	4	6
Piecewise LLR	2	3

Throughput

The throughput of our circuits computed based on max clock frequency and are shown below:

Approx LLR: 357 MSa/s

Piecewise LLR: 555 MSa/s

4.5 Design Verification

Design verification is an essential step in the development of any circuit. It is a method of confirmation by examining and providing evidence that the design output meets the design input specifications.

In order to verify that theoretical simulations on Matlab and behavioral simulation on the hardware are what we expected, a verification workflow was created (Figure 4.7). It also helped us to obtain the BER results of the VHDL code. Matlab generates a noisy signal and converts it to binary data. This data is read by a VHDL testbench through an input file and then simulation output is written to an output txt file. Finally, Matlab reads that output and produces BER results through scripts.

Figure 4.7: Typical work ow of feeding VHDL with Matlab inputs

For further verifying the proper operation of each algorithm, some LLR values of the test data of the Matlab results and the FPGA results are compared and the comparison result is demonstrated as follows in below gures.

Figure 4.8: LLR comparison between VHDL code and Matlab code for 64-QAM Approx LLR algorithm for 100 samples

Figure 4.9: Comparison of the polarities of LLR between the simulation and the implementation for 64-QAM Approx LLR

Chapter 5

Experimental Results

5.1 Hardware Comparison of all Algorithms

For the purposes of exploring power consumption and verifying proper operation of the decoding algorithms, Vivado Design Suite 2019.2 and Zynq UltraScale + MPSoC ZCU106 Evaluation Platform were used. The soft decision decoding techniques chosen to be implemented are Exact LLR, Approximate LLR and Piecewise LLR. These algorithms tested for 64-QAM and 256-QAM. The arithmetic of these circuits is fixed-point and the approximate techniques that are applied are Bit Truncation and Radix Multiplication.

In many modulation or demodulation applications high performance, low power consumption and low cost ASIC design is required. For this reason, despite the fact that our circuits designed to fit on FPGA, we present some results without using DSPs. By this way, some comparisons and resources deduction can be observed for both of FPGA and ASIC circuits.

Our metrics for our hardware results are LLR Relative Error as described before (3.1) and LLR polarity reversal. The change of sign in LLR values makes it an equally important metric concerning the lowest values. These values are crucial and worth mentioning because in these there is a greater probability that the decoder picks the wrong codeword and thus a wrong decision about the received bit to be made. Greater values of LLR means higher confidence for the decoder. In addition, we compare these metrics with the resources that every algorithm needs to be implemented. The tables with the results of each implementations are shown below.

Exact LLR

Table 5.1: Evaluation of 64-QAM for Exact LLR with Cordic and Polyonomial implementation for exponent and natural logarithm in comparison with full-precision algorithm.

	64-QAM			
	CORDIC		POLYON	
	10DB	15DB	10DB	15DB
LLR Reversal Polarity	0.15%	0.17%	0.029%	0.037%
LLR Relative Error	47.25%	79.42%	46.25%	77.94%
DSP	0%		0%	
LUTS	53.12%		63.51%	
FF	17.73%		37.78%	

For the Exact Algorithm two implementations were done. The first one concerns computing exponent and natural logarithm by using CORDIC architecture and the second one by polynomial expressions. Although the second method would seem to be a more economical solution, in order to achieve the desired accuracy, more bits were needed to be used. However, a smaller deviation achieved.

As mentioned the Exact LLR requires complex computational operations. The fact that more than half of FPGA is required to implement a 64-QAM demodulation, makes this algorithm more ineffective than the other two.

Approximate LLR

Table 5.2: Accuracy results and Resources Utilization of 64 and 256 QAM for Approximate LLR in comparison with full-precision algorithm.

	64-QAM		256-QAM	
	10DB	15DB	15DB	20DB
LLR Reversal Polarity	0.00075%	0.000083%	0.0019%	0.00013%
LLR Relative Error	0.14%	0.04%	0.09%	0.023%
BER Variation	$1:67 \cdot 10^{-6}$	0	$3:75 \cdot 10^{-6}$	$1:00 \cdot 10^{-6}$
DSP	0%		0%	
LUTS	24.09%		97.28%	
FF	4.69%		22%	

The results from Table 5.2 show that Approximate LLR implementation is really close to its Full-Precision implementation (matlab). Here, a new metric has been added, called BER Variation. It concerns the difference between the number of error that these two

methods detected after the viterbi decoder. As we expected, this algorithm is much more economical than the Exact LLR.

Piecewise LLR

Table 5.3: Accuracy results and Resources Utilization of 64 and 256 QAM for Piecewise LLR in comparison with full-precision algorithm.

	64-QAM		256-QAM	
	10DB	15DB	15DB	20DB
LLR Reversal Polarity	0.0013%	0.00025%	0.0036%	0,00025
LLR Relative Error	0.04%	0.015%	0.073%	0.024%
BER Variation	3:33 10^{-6}	1:00 10^{-6}	2:00 10^{-5}	0
DSP	0%		0%	
LUTS	0.07%		0.14%	
FF	0.05%		0.09%	

It is visible from the Table 5.3 that the Piecewise Algorithm is a significantly lower cost design than all the previous were tested. However, this achievement involves some BER performance loss.

5.2 Hardware Results

Introducing some approximation techniques, which already referred, to our circuits, we can analyze the impact and the cost they have. At this section, the following results show the tradeo between the accuracy of LLR values and the resources deduction.

5.2.1 Truncation Approximation

In our design implementation and results we consider 16-bits inputs and 14-bits fractional length. In this method, we truncate the LSBs of the fractional part and by test and try we focus on achieving the desired tradeo . Below, performance and utilization are presented for each soft decision algorithm, where \bar{T} indicates the number of bits truncated of the internal operations.

Exact LLR

Table 5.4: Accuracy results and Resources Utilization of 64 QAM for Exact LLR using CORDIC, in comparison with full-precision algorithm.

	64-QAM CORDIC					
	10DB			15DB		
	T=0	T=8	T=11	T=0	T=8	T=11
LLR Reversal Polarity	0.17%	0.50%	4.69%	0.15%	0.21%	5.60%
LLR Relative Error	47.25%	60.09%	197.10%	79.42%	80.20%	86.9%
DSP	0%	0%	0%			
LUTS	53.12%	40.21%	35.55%			
FF	17.73%	16.85%	16.24%			

Table 5.5: Accuracy results and Resources Utilization of 64 QAM Performance and Utilization for Exact LLR using POLYON, in comparison with full-precision algorithm.

	64-QAM POLYON					
	10DB			15DB		
	T=0	T=8	T=11	T=0	T=8	T=11
LLR Reversal Polarity	0.029%	0.50%	4.73%	0.037%	0.052%	2.02%
LLR Relative Error	46.25%	60.00%	200.00%	77.94%	78.74%	99.7%
DSP	0%	0%	0%			
LUTS	63.51%	42.2%	27.3%			
FF	37.78%	3.68%	3.21%			

Here, we observe a significant reduction to the resources needed for the exact to be implemented. However, the growth of our metric is quite undesirable, as it will definitely lead to a crucial increase of bit error rate. That is the reason we focus on the next two soft decision algorithms later on.

Approximate LLR

Table 5.6: Accuracy results and Resources Utilization of 256 QAM for Approximate LLR in comparison with full-precision algorithm.

	256-QAM					
	15DB			20DB		
	T=0	T=8	T=11	T=0	T=8	T=11
LLR Reversal Polarity	0.0019%	0.76%	8.9%	0.00013%	0.075%	7.35%
LLR Relative Error	0.09%	0.45%	219%	0.023%	8.6%	74.99%
BER Variation	$3.75 \cdot 10^{-6}$	$3.63 \cdot 10^{-5}$	0.0045	$1.00 \cdot 10^{-6}$	$5.00 \cdot 10^{-6}$	$3.21 \cdot 10^{-4}$
DSP	0%	0%	0%			
LUTS	97.28%	38.64%	21.2%			
FF	22%	11.5%	7.85%			

Table 5.7: Accuracy results and Resources Utilization of 64 QAM for Approximate LLR in comparison with full-precision algorithm.

	64-QAM					
	10DB			15DB		
	T=0	T=8	T=11	T=0	T=8	T=11
LLR Reversal Polarity	0.00075%	0.48%	4.64%	0.000083%	0.044%	1.94%
LLR Relative Error	0.14%	15.28%	142.94%	0.04%	5.31%	44.63%
BER Variation	$1.67 \cdot 10^{-6}$	$1.30 \cdot 10^{-5}$	0.0013	0	$3.33 \cdot 10^{-7}$	$1.52 \cdot 10^{-5}$
DSP	0%	0%	0%			
LUTS	24.09%	8.79%	4.48%			
FF	4.69%	2.32%	2.02%			

A remarkable conclusion from the tables above is that the resources reduction is even higher than exact algorithm and with less possible loss of accuracy. Given the fact that its design cost is lower and has better overall performance, Approximate LLR constitutes a better solution.

Piecewise LLR

Table 5.8: Accuracy results and Resources Utilization of 256 QAM for Piecewise LLR in comparison with full-precision algorithm.

	256-QAM					
	15DB			20DB		
	T=0	T=8	T=11	T=0	T=8	T=11
LLR Reversal Polarity	0,0036%	1,65%	12,99%	0,00025%	0,35%	12,19%
LLR Relative Error	0,073%	38,75%	185,22%	0,024%	11,92%	71,36%
Bit Error Variation	2,00E-05	4,38E-05	0,071	0	1,25E-06	0,039
DSP	0%	0%	0%			
LUTS	0,14%	0,05%	0,03%			
FF	0,09%	0,05%	0,03%			

Table 5.9: Accuracy results and Resources Utilization of 64 QAM for Piecewise LLR in comparison with full-precision algorithm.

	64-QAM					
	10DB			15DB		
	T=0	T=8	T=11	T=0	T=8	T=11
LLR Reversal Polarity	0,00125%	0,71%	6,39%	0,00025%	0,072%	6,21%
LLR Relative Error	0,04%	13,14%	93,54%	0,015%	5,64%	39,37%
Bit Error Variation	3,33E-06	1,00E-04	0,0045	1,00E-06	1,83E-06	1,07E-04
DSP	0%	0%	0%			
LUTS	0,07%	0,03%	0,02%			
FF	0,05%	0,03%	0,02%			

The results here show that the truncation method does not t well on Piecewise Algorithm, as the increasement of accuracy values are high for our tradeo in resources. Nevertheless, this algorithm has no need for urgent approximations due to its low cost design.

The Chosen Algorithm

The algorithm chosen for further approximation techniques was Approximate LLR. Piecewise decoding needs zero multiplications and radix encoding cannot be applied there. Approx LLR has a low complexity compared to the Exact with no exponential and logarithmic and a better BER performance than the third algorithm (Figure 5.1).

Figure 5.1: BER performance comparison between Accurate Approx, ApproxT = 8 and Piecewise T = 0 in 64-QAM

In the next figure the hardware utilization for Approx LLR 64-QAM is derived using DSPs. It is visible that by using DSPs, LUTs are reduced by about 16%. It is worth mentioning that Approx LLR uses below 10% of the device's total resources.




Figure 5.2: The utilization graph for the 64-QAM using DSPs as produced by the Vivado Implementation process

A schematic overview of the device utilization can be seen at the next Figure 5.3. The light blue areas symbolize the utilized fabric while the dark blue areas indicate the unused fabric. We can clearly see that our design has used least of the FPGA fabric.




Figure 5.3: The FPGA device utilization as shown from the Vivado Implementation tool

5.2.2 Radix Approximation

At this point we exam the Radix Approximation on Approx LLR. We replace the accurate multipliers needed for the parallel euclidean distance calculation, with the radix multipliers. This supersession leads to energy savings in terms of cost and the results are presented below.

Table 5.10: Accuracy results and Resources Utilization of 64 QAM for Approx LLR using Radix Multipliers and $T = 0$, in comparison with full-precision algorithm.

	64-QAM			
	10DB		15DB	
	T=0	K=10	T=0	K=10
LLR Reversal Polarity	0.00075%	0.0058%	0.000083%	0.0013%
LLR Relative Error	0.14%	2.92%	0.04%	2.56%
DSP	0%	0%		
LUTS	24.09%	16.37%		
FF	4.69%	11.66%		
LUTRAM	0%	1.13%		

As it is shown from the Table 5.10 we sacri ce a little bit of precision, but the design cost has been highly decreased. The question that concerns is what its replica to BER performance.




Figure 5.4: BER performance for Approx LLR of Accurate, Truncated ($T=8$) and Radix technique for different FEC encoders.

The answer is that the BER performance degradation is negligible and irrespective to the FEC encoder, as we can see from Figure 5.4. Both the truncation method and Radix approximation have almost the same behavior in terms of bit error rate. This happens and seems logic because we have a predetermined and sufficient length of fractional part in our inputs. In the next section, this number of bits will be decreased in order to draw a conclusion about which technique outperforms the other.

5.3 Approximation Techniques Comparison

Our goal here is to determine in which conditions Radix technique is better than the Bit Truncation. For that purpose, we had to decrease the bit-length of input so that we notice a remarkable difference in BER performance. The fractional part is now 6 bits and the accuracy results are the following.

Table 5.11: Accuracy results and Resources Utilization of 64 QAM for Approx LLR at 10db with different number of fractional part (6 bits). LLR is compared to the Full-Precision and LUTS to the accurate algorithm (T=0).

	64-QAM		
	K=6	T=1	T=2
LLR Reversal Polarity	0.58%	1.18%	1.78%
LLR Relative Error	20.91%	11.23%	54.2%
Relative LUTS-gain	15.36%	9.01%	20.83%

In this situation, when the bit-length of input is decreased we notice a rapid increase in LLR values as concern the Truncation method. Contrariwise, the Radix approximation has a more stable change in its values, combining a remarkable gain in LUTs. Although the difference between the two techniques shown in Figure 5.5 is quite small (0.2-0.3db), we can draw a qualitative conclusion regarding how much we can lower the SNR requirement if we use FEC [17]. Depending on the FEC that we use, one technique may offer a better performance either in resources deduction or in better accuracy than the other.

Figure 5.5: BER comparison of Truncation (T=2) and Radix method (K=6) for Approx LLR.

5.4 Overall Comparisons in Approximate LLR

In this section we evaluate both of the approximation techniques over the Approx LLR, in order to demonstrate the benefits of replacing accurate algorithms with the approximated ones. At this point, an error evaluation metric and a cost reduction metric are proposed, being called LLR mean relative error (LMRE) and relative LUTs reduction (RLR). The expressions for the last metrics are the following:

$$LMRE = \frac{\sum_{i=1}^N \frac{|LLR(i)_{accur} - LLR(i)_{approx}|}{|LLR(i)_{accur}|}}{N} \cdot 100\% \quad (5.1)$$

$$RLR = \frac{LUTS_{approx}}{LUTS_{accur}} \cdot 100\% \quad (5.2)$$

where i indicates the i th sample of the total number of N .

Figure 5.6 shows a comprehensive comparison of all situations by considering both RLR and LMRE. The purpose of the diagram is to extract the most efficient designs in terms of low cost-error and depending on the length of our inputs.

Generally, Truncation method attains the biggest RLR value and should be preferred when input's fractional length is high (e.g. 14 bits). However, the smaller this length is, the more efficient Radix method becomes. In this case, when error is of high importance Radix multiplier is more preferable, as truncating the LSB will lead to a massive reduction in accuracy. Hence, both the error and the utilization of resources depend on the examined application and the fixed-point representation we want to apply.

Figure 5.6: RLR-LMRE tradeoff of the examined approximated algorithms.

Chapter 6

Conclusions and Future Work

In the current thesis some soft decision decoding algorithms with approximate techniques were presented, assessed through simulations and finally implemented on an FPGA platform. Many telecommunication systems use also ASIC technology where effective solutions with minimum possible hardware overhead are needed. For that purpose, the present analysis focused on utilization of resources and the reduction of them using approximate techniques.

Approximate computing forms a design alternative that exploits the intrinsic error resilience of various applications and produces energy-efficient circuits with small accuracy loss. In this thesis we picked the most commonly used soft decision algorithms and tried to achieve a low cost circuit for a small error in accuracy. The algorithms that tested, simulated and implemented were Exact LLR, Approximate LLR and Piecewise LLR. We proved that although the last method is clearly lower in complexity than the others, the cost of Approx LLR design can be significantly reduced using approximate techniques. In addition, it can be approximated with a negligible loss in BER performance. The approximations that implemented were Bit Truncation and Radix multipliers. The first one showed that is generally more efficient when inputs in an application have big bit-length. The second one becomes more preferable when error is of a high important. This means that this method can withstand a telecommunication system it uses a bad-low cost FEC encoder. Thus, depending on the parameters, when implementing such a system some techniques can be more desirable as they perform just as well in any FEC encoding.

A future project could be an actual FPGA implementation of the approximated algorithms and embodiment to experiment with real telecommunication data and noise. Additionally, a more extensive exploration could be done including different FEC encoders and parameters in a telecommunication system.

Bibliography

- [1] S. Chandrashekar. Advantages of fpga design methodologies. 2004.
- [2] F. Didactic. *Quadrature Amplitude Modulation (QAM/DQAM)*, October 2016.
- [3] J. Han and M. Orshansky. Approximate computing: An emerging paradigm for energy-efficient design. In *IEEE European Test Symposium (ETS)*, pages 1{6, May 2013.
- [4] M. Imani, R. Garcia, S. Gupta, and T. Rosing. RMAC: Runtime configurable floating point multiplier for approximate computing. In *International Symposium on Low Power Electronics and Design (ISLPED)*, pages 12:1{12:6, Jul. 2018.
- [5] M. Imani, D. Peroni, and T. Rosing. CFPU: Configurable floating point multiplier for energy-efficient computing. In *Design Automation Conference (DAC)*, pages 1{6, Jun. 2017.
- [6] H. Jiang, J. Han, and F. Lombardi. A comparative review and evaluation of approximate adders. In *Great Lakes Symposium on VLSI*, pages 343{348, May 2015.
- [7] A. B. Kahng and S. Kang. Accuracy-configurable adder for approximate arithmetic designs. In *Design Automation Conference (DAC)*, pages 820{825, Jun. 2012.
- [8] V. Leon, K. Asimakopoulos, S. Xydis, D. Soudris, and K. Pekmetzi. Cooperative arithmetic-aware approximation techniques for energy-efficient multipliers. In *Design Automation Conference (DAC)*, pages 160:1{160:6, Jun. 2019.
- [9] V. Leon, G. Zervakis, D. Soudris, and K. Pekmetzi. Approximate hybrid high radix encoding for energy-efficient inexact multipliers. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 26(3):421{430, March 2018.
- [10] V. Leon, G. Zervakis, S. Xydis, D. Soudris, and K. Pekmetzi. Walking through the energy-error pareto frontier of approximate multipliers. *IEEE Micro*, 38(4):40{49, Jul./Aug. 2018.
- [11] Liu and Peiya. An open architecture for digital communication systems. In *IEEE Multimedia*, pages 79{84, 1994.

- [12] D. Llamocca and C. Agurto. A fixed-point implementation of the natural logarithm based on an expanded hyperbolic cordic algorithm. In *XII Workshop IBERCHIP*, 2006.
- [13] D. Llamocca and C. Agurto. A fixed-point implementation of the expanded hyperbolic cordic algorithm. In *Latin American applied research*, January 2007.
- [14] S. Mittal. A survey of techniques for approximate computing. *ACM Computing Surveys*, 48(4):62:1{62:33, May 2016.
- [15] A. Morello and U. Reimers. Dvb-s2, the second generation standard for satellite broadcasting and unicasting. In *International Journal of Satellite Communications and Networking*, pages 249{268, 2004.
- [16] M. Shaque, W. Ahmad, R. Ha z, and J. Henkel. A low latency generic accuracy configurable adder. In *Design Automation Conference (DAC)*, pages 1{6, Jun. 2015.
- [17] Sackinger and Eduard. Forward error correction. In *Analysis and Design of Transimpedance Amplifiers for Optical Receivers*, pages 475{482, October 2017.
- [18] Tasissa and Abiy. Function approximation and the remez algorithm. Technical report, 2020.
- [19] F. Tosato and P. Bisaglia. Simplified soft-output demapper for binary interleaved cofdm with application to hiperlan/2. In *2002 IEEE International Conference on Communications*, page 3, 2002.
- [20] Viterbi and J. Andrew. An intuitive justification and a simplified implementation of the map decoder for convolutional codes. In *IEEE Journal on Selected Areas in Communications*, pages 260{264, February 1998.
- [21] P. J. Woong, S. M. Hoon, K. P. Soo, and C. Dae-Ig. Multi-level modulation soft-decision demapper for dvb-s2. In *IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation*, pages 13{17, 10 2009.
- [22] Yoon and Eunchul. Maximum likelihood detection with a closed-form solution for the square qam constellation. In *IEEE Communications Letters*, pages 829{832, 4 2017.