Please use this identifier to cite or link to this item:
http://artemis.cslab.ece.ntua.gr:8080/jspui/handle/123456789/17261
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Zampelis, Nikolaos Rafail | - |
dc.date.accessioned | 2019-05-08T15:02:11Z | - |
dc.date.available | 2019-05-08T15:02:11Z | - |
dc.date.issued | 2019-04-18 | - |
dc.identifier.uri | http://artemis.cslab.ece.ntua.gr:8080/jspui/handle/123456789/17261 | - |
dc.description.abstract | In recent years, dependability of digital systems has been threatened partly due to highly dynamic workloads, user input data, environment and hardware imperfections known as process variability. The latter causes concerns for the reliable operation of the system as it can generate faults in the hard- ware layer that may cause binary errors and affect the overall performance of the chip. To mitigate this variation, the industry has developed a series of Reliability, Availability and Serviceability (RAS) techniques. These techniques, among others, counter the effects of process variability and ensure de- pendable performance by trading-off either power, silicon area or execution time. In this thesis we present a PID controller that will perform Dynamic Voltage and Frequency Scaling (DVFS) switches to counter the effects of RAS-induced rollback delays and manage timing deadlines. In addition, the efficiency of our controller will be tested when another concurrent application is running on the same CPU, simulating another case of workload dynamism. We compare our methodology with prominent state-of-the-art DVFS algorithms and prove the PID’s enhanced performance while minimizing energy consumption. Finally, we present a version of the PID controller that aims to manage the system’s temperature, as meeting temperature constraints is of paramount importance in modern embedded systems. Our scheme is deployed on the iMX6Q-SABRE-SD board from NXP while we focus on a realistic, real-time application that is streaming in nature. In detail, our application is drawn from the telecom- munication domain and is expected to run on typical embedded platforms. Therefore, we discuss a closed-loop controller that utilizes DVFS to account for performance variation using a realistic appli- cation with timing deadlines. | en_US |
dc.language | en | en_US |
dc.subject | PID, Reliability, RAS mechanisms, Process Variation, performance variability, DVFS, iMX6Q Board | en_US |
dc.title | Managing Dependability and Temperature in the presence of Performance Variability for Embedded Systems | en_US |
dc.description.pages | 68 | en_US |
dc.contributor.supervisor | Σούντρης Δημήτριος | en_US |
dc.department | Τομέας Τεχνολογίας Πληροφορικής και Υπολογιστών | en_US |
Appears in Collections: | Διπλωματικές Εργασίες - Theses |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
Zampelis_Thesis_19.pdf | Nikolaos Rafail Zampelis Thesis 2019 | 1.5 MB | Adobe PDF | View/Open |
Items in Artemis are protected by copyright, with all rights reserved, unless otherwise indicated.