Please use this identifier to cite or link to this item:
http://artemis.cslab.ece.ntua.gr:8080/jspui/handle/123456789/19043
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Μάρας, Αλέξιος | - |
dc.date.accessioned | 2024-04-02T14:48:37Z | - |
dc.date.available | 2024-04-02T14:48:37Z | - |
dc.date.issued | 2024-04-01 | - |
dc.identifier.uri | http://artemis.cslab.ece.ntua.gr:8080/jspui/handle/123456789/19043 | - |
dc.description.abstract | The growing interest in deploying machine learning (ML) applications on devices with restricted processing power and energy capacity underscores the necessity for computing solutions that not only excel in power and memory efficiency but also ensure low latency for time-sensitive applications. The RISC-V architecture, with its open-source instruction set and customizable extensions, offers a promising pathway for optimizing these algorithms by enabling more tailored and energy-efficient processing capabilities. Furthermore, recent advancements in quantization and mixed precision techniques offer significant promise for improving the run-time and energy consumption of neural networks (ΝΝ), without significantly compromising their efficiency. In this work, we propose to leverage these advancements to expedite the inference process of Deep Neural Networks (DNNs) on RISC-V processors. To push performance even further, we plan to expand the supported instruction set and incorporate a new functional unit within the processor’s pipeline, specifically designed for executing these new instructions. For rapid prototyping and design exploration, we implement the processor on a Xilinx Virtex-7 FPGA board, enabling us to assess the efficacy of our methodology across diverse Neural Network architectures and datasets. With a modest overhead of 34.89% in the usage of Lookup Tables (LUTs) and 24.28% in Flip-Flops (FFs), our framework manages to accelerate the execution time by 13-23x in classic Multi-layer Perceptron architectures, 18-28x in typical Convolutional Networks, and 6-7x in more complex networks, like MobileNets, with minimal reduction in their accuracy from 1-5%, demonstrating a significant improvement compared to the original processor. | en_US |
dc.language | en | en_US |
dc.subject | RISC-V | en_US |
dc.subject | Neural Networks | en_US |
dc.subject | Mixed Precision Quantization | en_US |
dc.subject | Hardware-Software Codesign | en_US |
dc.subject | Hardware Accelerator | en_US |
dc.subject | FPGA | en_US |
dc.title | Extending RISC-V ISA for Fine-Grained Mixed-Precision in Neural Networks | en_US |
dc.description.pages | 101 | en_US |
dc.contributor.supervisor | Σούντρης Δημήτριος | en_US |
dc.department | Τομέας Τεχνολογίας Πληροφορικής και Υπολογιστών | en_US |
Appears in Collections: | Διπλωματικές Εργασίες - Theses |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
Alexis_Maras_Thesis.pdf | 2.3 MB | Adobe PDF | View/Open |
Items in Artemis are protected by copyright, with all rights reserved, unless otherwise indicated.